1

Digital Verification Engineer Jobs (NOW HIRING)

Wireless Radio Verification Engineer Join Apple's Wireless Connectivity team developing ... This role emphasizes digital verification while bridging to RF/analog domains--you'll work closely ...

Senior UVM Digital Verification Engineer

Cambridge, MA · On-site

$113K - $153K/yr

Draper's Digital Design Team is seeking a motivated and experienced Senior UVM Digital Verification Engineer to tackle novel verification challenges in FPGAs and ASICs. In this role, you will apply ...

next page

Showing results 1-20

Digital Verification Engineer information

See salary details

$105.5K

$149.2K

$167K

How much do digital verification engineer jobs pay per year?

As of Jun 6, 2026, the average yearly pay for digital verification engineer in the United States is $149,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $166,000.00 per year, depending on experience, location, and employer.

What is a Digital Verification Engineer job?

A Digital Verification Engineer is responsible for ensuring the correctness of digital designs before manufacturing. They develop and implement testbenches using hardware description languages like SystemVerilog and methodologies like UVM. Their role involves writing test cases, debugging failures, and improving verification efficiency. The goal is to identify design issues early in the development cycle, reducing costly revisions.

What are the key skills and qualifications needed to thrive in the Digital Verification Engineer position, and why are they important?

To thrive as a Digital Verification Engineer, you need a solid background in digital design, computer engineering, and experience with verification methodologies, often supported by a Bachelor’s or Master’s degree in a related field. Proficiency with hardware description languages (such as Verilog, VHDL), simulation tools (like ModelSim, Questa), scripting languages (Python, Perl), and familiarity with standard verification methodologies (UVM, SystemVerilog) are typically required. Attention to detail, strong analytical thinking, and effective communication skills are crucial soft skills for collaborating with design teams and troubleshooting complex systems. These abilities ensure accurate verification outcomes, minimize design errors, and facilitate seamless teamwork in fast-paced semiconductor environments.

What are some common daily responsibilities for a Digital Verification Engineer?

As a Digital Verification Engineer, your daily tasks typically include developing and maintaining testbenches, writing and executing test cases, and analyzing simulation results to identify potential design issues. You’ll work closely with design engineers to review specifications and debug hardware or firmware discrepancies, ensuring that the digital designs meet all functional and timing requirements. Collaborating within cross-functional teams and participating in regular code reviews are also standard parts of the workflow. This hands-on and collaborative environment helps accelerate product development and ensures high-quality deliverables.

What cities are hiring for Digital Verification Engineer jobs? Cities with the most Digital Verification Engineer job openings:
What are the most commonly searched types of Digital Verification Engineer jobs? The most popular types of Digital Verification Engineer jobs are:
What states have the most Digital Verification Engineer jobs? States with the most job openings for Digital Verification Engineer jobs include:
Infographic showing various Digital Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 92% Full Time, 2% Part Time, and 6% Contract. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $149,150 per year, or $71.7 per hour.
Staff Engineer, Digital Verification

Staff Engineer, Digital Verification

Butterfly Network

Burlington, MA • On-site

Full-time

Medical, Dental, Vision, Retirement, PTO

Posted 25 days ago


Job description

Staff Engineer, Digital Verification
Company Description
Butterfly Network, Inc. (NYSE: BFLY) is driving a digital revolution in ultrasound imaging and sensing with its proprietary Ultrasound-on-Chip™ semiconductor technology and software solutions. Butterfly first proved its technology in the point-of-care ultrasound market - commercializing the world's first single-probe, whole-body portable ultrasound device, which is now on its best-selling, third-generation: Butterfly iQ3™. The Company combines its advanced hardware with cloud software and AI, an enterprise workflow solution (Compass AI™) and other offerings to drive adoption of affordable, accessible ultrasound. Butterfly also enables third-party development of imaging AI apps through Butterfly Garden™, its software development kit and AI partnership initiative.
In addition to its medical imaging products, Butterfly Embedded™ is the Company's Ultrasound-on-Chip™ licensing and co-development program designed to enable a new wave of ultrasound-enabled technologies across non-competitive healthcare markets and beyond. Through Butterfly Embedded™, partners can build and scale novel ultrasound applications powered by Butterfly's proprietary semiconductor chip and software platform. Butterfly's innovations have been recognized by Prix Galien USA, Fierce 50, TIME's Best Inventions and Fast Company's World Changing Ideas, among other achievements.
We're a team of bold thinkers, problem-solvers, and innovators ready to shape the future of medical imaging. Let's build something extraordinary together!
Job Description
The role of the Staff Digital Verification Engineer offers the opportunity to work at the core of the product development team alongside company leadership and founders, helping ensure the correctness and robustness of the digital systems that differentiate Butterfly Network's products. This individual will be responsible for architecting, developing, and executing comprehensive verification strategies for complex digital signal processing blocks, high-speed interfaces, and large system-on-chip (SoC) designs used in next-generation ultrasound imaging platforms.
As a senior member of the engineering team, you will drive verification methodology, automation, and infrastructure to enable rapid development and high confidence in silicon correctness.
Responsibilities
As part of our team, your core responsibilities will include:
  • Architect and develop verification environments for large SoC subsystems using Python-based frameworks, primarily Cocotb.
  • Design and implement self-checking testbenches, constrained stimulus, scoreboards, and coverage infrastructure.
  • Develop bit-accurate reference models (Python) to validate DSP and fixed-point behavior.
  • Verify complex digital signal processing blocks, high-speed interfaces, and system-level datapaths.
  • Collaborate closely with RTL designers to define verification plans, drive coverage closure, and ensure design correctness.
    Develop and maintain automated regression infrastructure and CI pipelines using GitHub-based workflows.
  • Debug functional issues in simulation, emulation, and post-silicon environments.
  • Contribute to improving the verification methodology, productivity tools, and infrastructure used across the team.
  • Work cross-functionally with architecture, RTL design, firmware, and system teams to ensure robust end-to-end functionality.
Qualifications
  • BS/MS/PhD in EE/CE (or equivalent practical experience in digital verification).
  • 8+ years (typical Staff level) experience in digital IC / ASIC / SoC verification.
  • Strong experience building and maintaining Python-based verification environments, particularly Cocotb.
  • Deep knowledge of SystemVerilog and digital design concepts sufficient to effectively verify complex RTL.
  • Proven experience verifying large digital IP blocks or SoC subsystems through full verification closure and tapeout cycles.
  • Experience building self-checking testbenches, scoreboards, monitors, and stimulus generators.
  • Experience developing bit-accurate Python models for algorithm verification and golden reference comparison.
  • Strong debugging skills across simulation, waveform analysis, and root-cause analysis of RTL issues.
  • Experience building automated regression frameworks and CI workflows using GitHub or similar tools.
  • Solid understanding of SoC design challenges including CDC/RDC verification, reset architecture, and power-aware verification.
  • Strong cross-functional communication skills working with RTL designers, architecture teams, and firmware engineers.
Preferred (but not required):
  • Experience verifying compute-intensive DSP pipelines (e.g., beamforming, filtering, MAC-heavy datapaths).
    Familiarity with ultrasound or medical imaging signal processing pipelines.
    Experience verifying high-bandwidth streaming architectures and large on-chip data pipelines.
  • Exposure to advanced node SoCs (28nm or below).
  • Experience integrating and verifying embedded processors or accelerator subsystems.
    Experience with ECO or system-level validation flows.

Values
Innovation is what we do. Our values are how we make it happen. Butterflies are and believe in...
  • Patient-Centric Innovators: Our mission is THE mission.
  • Empowered to Impact: Every voice matters.
  • One Team, One Goal: Unity fuels progress.
  • Growth Champions: We embrace challenges.
  • Action-Oriented Achievers: We follow through, every time.

Location
Butterfly offers a hybrid work model for most positions, with team members spending two or more days a week in the office. While flexibility is key, we value in-person connections that spark creativity and teamwork. Our offices are designed for collaboration, with comfortable workspaces, stocked kitchens, and opportunities to connect with peers.
This is a hybrid position and will be based out of our office in either the Greater SF Bay Area or Burlington, MA.
Benefits and Perks
  • Comprehensive health insurance, encompassing dental and vision coverage, is provided to all our employees. As a health-tech company, we prioritize the well-being of our teams. We also contribute to Health Savings Account (HSA) accounts for all enrolled employees on an annual basis.
  • Comprehensive Employee Assistance Program - we provide access to tools and resources to support your emotional health and day-to-day needs.
  • 401k plan and match - we facilitate your retirement goals.
  • Eligible employees will have the opportunity to participate in Employee Stock Purchase Plan (ESPP)
  • Unlimited Paid Time Off + 10 Holiday Days a Year - recharge and come back ready to make an impact
  • Parental Leave - we aim to provide our employees with time to bond with their growing family, along with additional support for primary caregivers to help transition back to work
  • Competitive salaried compensation - we value our employees and show it
  • Equity - we want every employee to be a stakeholder
  • The opportunity to build a revolutionary healthcare product and save millions of lives!

Compensation
Our Estimated salary for this role located in Burlington, MA is around $175, 000, along with bonus, equity, and comprehensive benefits. Compensation is determined based on skills, qualifications, experience, and market demand.
Our Estimated salary for this role located in the SF Bay Area is around $200,000, along with bonus, equity, and comprehensive benefits. Compensation is determined based on skills, qualifications, experience, and market demand.
For this role, we are only considering candidates who are legally authorized to work in the United States and who do not now or in the future require sponsorship for employment visa status.
Butterfly Network does not accept agency resumes.
Butterfly Network is an E-Verify Company.
Butterfly Network is an equal opportunity employer. Regardless of race, traits associated with race, color, ancestry, religion, gender, national origin, sexual orientation, age, citizenship, marital status, disability or Veteran status. All your information will be kept confidential according to EEO guidelines.
Butterfly requires security adherence responsibilities from all employees. These include: adhering to all company security policies and procedures, utilizing provided company assets securely, and completing all required security awareness training programs. Safeguarding company data and systems from unauthorized access, modification, or destruction, contributing to the overall security posture of the organization. Immediately reporting any suspected or actual security incidents, including phishing attempts, malware infections, or unauthorized access, following the established incident response procedure
#KG-LI