1

Ip Verification Engineer Jobs (NOW HIRING)

IP Verification Engineer

Chandler, AZ · On-site

$130.10K - $176K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Develop IP features which enable reconfigurable designs. * Partner with design to review ...

IP Verification Engineer

Chandler, AZ · Hybrid

$130.10K - $176K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Develop IP features which enable reconfigurable designs. * Partner with design to review ...

IP Verification Engineer

Austin, TX · On-site

$134.80K/yr

Grow with us Senior Design Verification Engineer - ASIC IP Silicon Verification | 5G Infrastructure | Austin, TX On-site, Hybrid work schedule| Ericsson Silicon This is not a remote work opportunity ...

Custom SOC IP Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals with desire to deliver innovative products.

NVIDIA is seeking a Senior Custom SOC/IP Verification Engineer to verify the next generation SoC and IP solutions! We are looking for special individuals with desire to deliver innovative products.

Senior IP Verification Engineer

Santa Clara, CA · Hybrid

$122.70K - $168.50K/yr

Collaborate and partner with ASIC design engineers, IP architects and other verification engineers to formalize product features * Verify IP's using System Verilog and UVM * Build testbenches and ...

Senior IP Verification Engineer

Chandler, AZ · Hybrid

$161.50K - $218.50K/yr

Our Solution Engineering division is seeking a skilled verification engineer to develop testbenches ... Develop IP features which enable reconfigurable designs. * Partner with design to review ...

next page

Showing results 1-20

Ip Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do ip verification engineer jobs pay per year?

As of May 29, 2026, the average yearly pay for ip verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an IP Verification Engineer, and why are they important?

To thrive as an IP Verification Engineer, you need a strong background in digital design, computer engineering or electrical engineering, and expertise in verification methodologies like UVM or SystemVerilog. Familiarity with EDA tools such as Synopsys VCS, Cadence Incisive, and scripting languages like Python or Perl is typically required. Problem-solving, attention to detail, and effective communication are crucial soft skills for collaborating with design teams and debugging complex issues. These skills ensure the reliable validation of IP cores, reducing design errors and ensuring product quality in semiconductor development.

What are the typical collaboration points between an IP Verification Engineer and design or software teams?

As an IP Verification Engineer, you will regularly collaborate with both design and software teams to ensure the IP blocks function as intended. This often involves reviewing design specifications, clarifying requirements, and providing feedback to designers. You may participate in joint debug sessions, share test results, and align on interface requirements with software engineers. Effective communication and teamwork are essential, as your verification work directly impacts the quality and integration of the final product.

What are IP Verification Engineers?

IP Verification Engineers are professionals who ensure that semiconductor intellectual property (IP) cores function correctly and meet specified requirements before being integrated into larger systems. They develop and execute tests, create verification environments, and use simulation tools to identify and resolve design issues. Their work is crucial in preventing costly errors in hardware products by detecting bugs early in the design phase. IP Verification Engineers typically have backgrounds in electrical engineering, computer engineering, or related fields, and are skilled in hardware description languages like Verilog and VHDL. They collaborate closely with design engineers and play a key role in the quality assurance process for chip design.

What is the difference between Ip Verification Engineer vs ASIC Verification Engineer?

AspectIp Verification EngineerASIC Verification Engineer
Required CredentialsBachelor's in Electrical Engineering or Computer Science; knowledge of verification toolsBachelor's or higher in Electrical Engineering; strong verification skills
Work EnvironmentDesign teams, hardware verification labsASIC design teams, verification environments
Industry UsageSemiconductor, hardware design companiesSemiconductor, integrated circuit design firms
Common Search/ComparisonYesYes

Both roles focus on hardware verification, but Ip Verification Engineers typically verify IP cores, while ASIC Verification Engineers verify entire ASIC designs. The roles overlap in skills and tools used, but ASIC Verification Engineers often work on larger, more complex projects involving full chip verification.

More about Ip Verification Engineer jobs
What job categories do people searching Ip Verification Engineer jobs look for? The top searched job categories for Ip Verification Engineer jobs are:
Infographic showing various Ip Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 94% Full Time, 4% Part Time, and 2% Contract. Highlights an 83% Physical, and 17% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
IP Verification Engineer

IP Verification Engineer

Advanced Micro Devices, Inc

San Jose, CA • On-site

$175K/yr

Full-time

Posted 26 days ago


Advanced Micro Devices rating

7.8

Company rating: 7.8 out of 10

Based on 6 frontline employees who took The Breakroom Quiz

53rd of 137 rated electronics manufacturers


Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
As a verification engineer in the AECG Group, you will help bring to life cutting-edge FPGA, ASICs for variety of target customers. As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success.
THE PERSON:
You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.
KEY RESPONSIBLITIES:
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
  • Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
  • Code IP or SS level UVM based testbenches, verification components - monitors, scoreboard, checkers
  • Build the directed and random verification tests
  • Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality

PREFERRED EXPERIENCE:
  • Proficient in IP level ASIC verification
  • Expert in Verilog, System Verilog, Object Oriented programming
  • Expert in developing UVM based verification frameworks and testbenches
  • Scripting and automation of verification processes and flows
  • Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
  • Good Computer Architecture, systems knowledge
  • Comfortable in python / perl and editing / maintaining scripts
  • Exposure to leadership or mentorship is an asset
  • Experience working in a team environment through the ASIC Project lifecycle from Planning to Tape Out
  • Experience with PCIe, CXL, NVMe or ethernet protocols
  • Strong communication skills and the ability to work independently as well as in a cross-site team environment

ACADEMIC CREDENTIALS:
  • Bachelors or Masters degree in computer engineering/Electrical Engineering

LOCATION: San Jose, CA, OR San Diego, CA OR Austin, TX OR Longmont, CO
#LI-DW1
#LI-HYBRID
This role is not eligible for visa sponsorship.
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.