ZipRecruiter

Log In

1

Senior Digital Verification Engineer Jobs (NOW HIRING)

NextHop AI

Digital Verification Engineer

Santa Clara, CA · On-site

$160K - $196K/yr

Digital Verification Engineer Location: Santa Clara, CA Ladder: Silicon / Hardware Design Travel: Minimal (0-10%) Role Overview At Nexthop AI, the correctness of our digital logic is non-negotiable ...

NextHop AI

Digital Verification Engineer

Santa Clara, CA · On-site

$160K - $196K/yr

Digital Verification Engineer Location: Santa Clara, CA Ladder: Silicon / Hardware Design Travel: Minimal (0-10%) Role Overview At Nexthop AI, the correctness of our digital logic is non-negotiable ...

Neuralink

Digital Verification Engineer

South San Francisco, CA · On-site

$163K - $199K/yr

... engineers whose mission is to push the frontiers of what is possible today and define the future. Key qualifications : * Minimum 3 years of experience in digital ASIC verification. * Excellence in ...

next page

Showing results 1-20

All JobsTechnology JobsSoftware JobsSoftware Quality Engineer JobsSenior Digital Verification Engineer Jobs

Senior Digital Verification Engineer information

See salary details

$70.5K

$134.6K

$195K

How much do senior digital verification engineer jobs pay per year?

As of Aug 29, 2026, the average yearly pay for senior digital verification engineer in the United States is $134,577.00, according to ZipRecruiter salary data. Most workers in this role earn between $107,500.00 and $157,500.00 per year, depending on experience, location, and employer.

What does a senior digital verification engineer do?

A Senior Digital Verification Engineer is responsible for ensuring the correctness and quality of complex digital integrated circuits or systems before they are manufactured. They develop and implement verification plans, create testbenches, write test cases, and run simulations to catch design flaws early in the development process. These engineers often use hardware description languages like SystemVerilog and verification methodologies such as UVM. Additionally, they collaborate closely with design engineers and other team members to debug issues and improve design reliability.

How does a senior digital verification engineer typically collaborate with design and software teams during the verification process?

Senior Digital Verification Engineers work closely with both hardware design and software development teams to ensure that digital circuits meet all specifications and function correctly. They often participate in regular cross-functional meetings to align on design intent, clarify requirements, and address any ambiguities early in the development cycle. Effective collaboration involves sharing test plans, debugging issues together, and providing feedback to refine both hardware and firmware. This collaborative approach helps streamline verification cycles and catch issues before they become costly to fix.

What are the key skills and qualifications needed to thrive as a senior digital verification engineer, and why are they important?

To thrive as a Senior Digital Verification Engineer, you need expertise in digital design verification methodologies, strong knowledge of hardware description languages (such as Verilog/SystemVerilog), and typically a bachelor's or master's degree in electrical or computer engineering. Proficiency with tools like UVM (Universal Verification Methodology), simulation environments (e.g., Mentor Questa, Synopsys VCS), and scripting languages (Python, Perl, TCL) is essential. Strong analytical thinking, attention to detail, and effective communication skills help you collaborate with design teams and troubleshoot complex issues. These skills ensure robust verification processes, reducing design errors and enabling the successful delivery of reliable, high-performance digital products.
More about Senior Digital Verification Engineer jobs

What cities are hiring for Senior Digital Verification Engineer jobs?

Cities with the most Senior Digital Verification Engineer job openings:

What are the most commonly searched types of Digital Verification Engineer jobs?

The most popular types of Digital Verification Engineer jobs are:

What states have the most Senior Digital Verification Engineer jobs?

States with the most job openings for Senior Digital Verification Engineer jobs include:

What job categories do people searching Senior Digital Verification Engineer jobs look for?

The top searched job categories for Senior Digital Verification Engineer jobs are:

Senior Digital Verification Engineer jobs near you
Infographic showing various Senior Digital Verification Engineer job openings in the United States as of August 2026, with employment types broken down into 88% Full Time, 10% Part Time, and 2% Contract. Highlights an 83% Physical, 3% Hybrid, and 14% Remote job distribution, with an average salary of $134,577 per year, or $64.7 per hour.

Senior Digital Verification Engineer

San Francisco, CA • On-site

Ethan Alexander Group
Recruiting and Staffing Services • 1 - 10 employees
Learn more about Ethan Alexander Groupexternal

Full-time

Re-posted 24 days ago

Job description

Senior Digital Verification Engineer


We're is looking for a digital verification engineer who is passionate about delivering differentiated low-power and battery-free wireless connectivity solutions. Job title and responsibilities commensurate with experience.


Responsibilities:


  • Continually advance verification flow with emphasis on reusability from project to project.
  • Be a significant individual contributor.
  • Manage and direct other DV engineers.
  • Provide best in class DV at both IP and SOC level.
  • Create and, via peer reviews, vet test plans.
  • Track progress using quantitative metrics.
  • Make go/no go recommendations for tape outs.


Requirements:


  • Proficiency in verification test planning and test bench architecture.
  • Knowledgeable of common DV techniques such as assertions, SV, OVM/UVM, constrained random, and coverage (code/functional/assertion).
  • Strong knowledge of Verilog or VHDL, C.
  • Capable of scripting and leveraging automation. Able to set up and maintain automated regressions.
  • Ability to understand design specifications and map them to a test plan. Ability to implement test plans. Willingness to debug designs and work cooperatively with logic designers.
  • Ability to run and debug gate level simulations.
  • BS or MS (preferred) degree in EE or equivalent, with 10+ years of experience


Nice to Have:


  • DV experience with designs deploying low power techniques, particularly power islands and associated UPF.
  • Experience developing C-based tests for ARM-M processors.
  • Understanding of secure/non-secure spaces and dynamic clock frequency switching.
  • Wireless communications, knowledge of BLE at the protocol level