ZipRecruiter

Log In

2

Remote Digital Verification Engineer Jobs (NOW HIRING)

FortifyIQ

Verification Engineer (Remote)

Salem, MA · Remote

$148K/yr

We're seeking a Verification Engineer to contribute to the validation of advanced chip designs. You'll help create and maintain UVM environments, write tests, and ensure functional coverage for high ...

MatX

Formal Verification Engineer

Mountain View, CA · On-site +1

$150K - $287K/yr

We are seeking a Formal Verification Engineer to bring rigorous mathematical guarantees to our ... Remote Perks - We work remotely Monday & Friday, supported by home-tech setup and remote wifi ...

K2 Space

Senior Mixed-Signal Verification Engineer

$160K - $230K/yr

Engineered to survive the harshest radiation environments and to fully capitalize on today's and ... Integrate AMS models into digital verification environments (UVM-based). * Define and build the ...

next page

Showing results 1-20

All JobsRemote Digital Verification Engineer Jobs

Remote Digital Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do remote digital verification engineer jobs pay per year?

As of Jun 27, 2026, the average yearly pay for remote digital verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is the difference between Remote Digital Verification Engineer vs Remote Hardware Verification Engineer?

AspectRemote Digital Verification EngineerRemote Hardware Verification Engineer
Required CredentialsBachelor's in Electrical Engineering, Computer Engineering, or related; knowledge of verification toolsBachelor's in Electrical Engineering, Computer Engineering, or related; hardware testing certifications
Work EnvironmentDesign teams, software simulation, FPGA/ASIC verificationHardware labs, testing on physical hardware, FPGA/ASIC testing
Employer & Industry UsageSemiconductor, electronics, tech companiesSemiconductor, electronics, hardware manufacturing
Search & Comparison IntentYesYes

The Remote Digital Verification Engineer focuses on verifying digital designs through simulation and software tools, while the Remote Hardware Verification Engineer tests physical hardware components. Both roles require similar educational backgrounds but differ in work environment and specific skill sets. Candidates often compare these roles when exploring opportunities in semiconductor and electronics industries.

What are some common challenges faced by Remote Digital Verification Engineers and how can they be addressed?

Remote Digital Verification Engineers often encounter challenges related to communication and collaboration, particularly when working with global teams across different time zones. Ensuring clear documentation and leveraging collaboration tools like version control systems and project management platforms can help mitigate these challenges. Additionally, staying proactive in asking questions and participating in regular virtual meetings can foster smoother workflows. Adapting to remote work also requires strong self-discipline and time management skills to meet tight project deadlines.

What are the key skills and qualifications needed to thrive as a Remote Digital Verification Engineer, and why are they important?

To thrive as a Remote Digital Verification Engineer, you need expertise in digital design principles, verification methodologies, and a relevant engineering degree, often supported by experience with ASIC or FPGA projects. Familiarity with technical tools like SystemVerilog, UVM, simulation environments, and version control systems is critical, as is proficiency with scripting languages such as Python or Perl. Strong problem-solving abilities, attention to detail, and effective communication are standout soft skills, especially when collaborating across distributed teams. These skills and qualities are vital for ensuring accurate, efficient verification of complex digital systems while maintaining productivity in a remote work environment.

What does a Remote Digital Verification Engineer do?

A Remote Digital Verification Engineer is responsible for ensuring the functionality and reliability of digital hardware designs, such as integrated circuits, by developing and running tests to identify and fix design flaws. Working remotely, they use simulation tools, write testbenches in languages like SystemVerilog or UVM, and collaborate with design teams to validate that the digital circuits meet the required specifications. Their work helps prevent costly errors in the final product and ensures a smooth manufacturing process. Being remote, they rely on digital communication and project management tools to collaborate effectively with team members worldwide.
More about Remote Digital Verification Engineer jobs
What cities are hiring for Remote Digital Verification Engineer jobs? Cities with the most Remote Digital Verification Engineer job openings:
What are the most commonly searched types of Digital Verification Engineer jobs? The most popular types of Digital Verification Engineer jobs are:
What states have the most Remote Digital Verification Engineer jobs? States with the most job openings for Remote Digital Verification Engineer jobs include:
What job categories do people searching Remote Digital Verification Engineer jobs look for? The top searched job categories for Remote Digital Verification Engineer jobs are:
Remote Digital Verification Engineer jobs near you

Senior MXS Verification engineer

Retym

Austin, TX • On-site, Remote

Full-time

Posted 16 days ago

Job description

Description
For an exciting well-funded start-up, developing leading edge technology of the next generation high speed communication, we are looking for a Sr Mixed signal verification engineer.
Requirements
Key Responsibilities:
  • Develop verification strategies for digital and analog (mixed-signal) designs, utilizing UVM methodologies based on specifications.
  • Create behavioural models for analog blocks in accordance with guidelines provided by analog designers.
  • Write, execute, and debug testbenches using UVM methodology and SystemVerilog code for mixed-signal blocks.
  • Run and debug behavioural model (BM) validation using AMS tools to ensure the correctness of the behavioural models.
  • Perform and troubleshoot unit-level, cluster-level and top-level simulations of mixed-signal designs.

Minimum Qualifications
  • 10+ years of experience
  • Experience in Behavioural Modelling (BM) of Analog design for digital verification
  • Knowledge in Mixed Signals dynamic Verification using chip digital design tools [no AMS]
  • Experience in Verilog/SystemVerilog coding
  • Experience in Virtuoso Schematics tools
  • Basic knowledge in Analog design

Preferred Qualifications
  • Experience in UVM
  • Experience in both Synopsys and Cadence tools is an advantage

Additional Skills
  • Verification Methodologies and Tools: Familiarity with verification methodologies and tools, including simulators, waveform viewers, execution automation, and coverage collection. Proven experience in developing scalable and portable test cases.
  • Collaborative Environment: Ability to verify Analog/mixed-signal designs in a collaborative team environment.
  • Communication: Strong communication skills, including the ability to write test plans, present results, and communicate clearly with multi-functional teams.

Apply