ZipRecruiter

Log In

1

Contract Uvm Verification Jobs (NOW HIRING)

Trilyon, Inc.

UVM Verification Engineer

Austin, TX

$134K/yr

Austin, TX (Onsite) Duration: 12 months contract JOB DUTIES: • Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort ...

New

Saransh Inc

FPGA Verification Engineer

Mountain View, CA · On-site

$153K - $197K/yr

Mountain View, CA (Onsite from Day 1) Contract Must Have Skills: * Strong understanding of FPGA design principles and architectures * Proficiency in System Verilog and UVM verification methodology

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$131K - $160K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Embtel Inc

Design Verification Engineer (Remote)

Sunnyvale, CA · On-site

$159K - $194K/yr

Sunnyvale, CA (Remote) No. of positions: 09 Duration: 6+ Months Contract Role Must be proficient ... Building a test bench for a block using System Verilog and UVM Writing random tests, directed tests ...

Correct Designs

Design Verification Engineer

Austin, TX

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

Correct Designs

Senior Design Verification Engineer

Austin, TX · On-site

$134K - $164K/yr

Would you like the variety of a contract position along with long term stability and benefits ... Correct Designs is currently seeking talented Verification Engineers with prior System Verilog UVM ...

next page

Showing results 1-20

All JobsContract Uvm Verification Jobs

Contract Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do contract uvm verification jobs pay per year?

As of Jun 10, 2026, the average yearly pay for contract uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is the difference between Contract Uvm Verification vs Contract SystemVerilog Verification?

AspectContract Uvm VerificationContract SystemVerilog Verification
CredentialsUVM Certification, Verilog/SystemVerilog knowledgeVerilog/SystemVerilog expertise, verification certifications
Work EnvironmentASIC/FPGA verification teams, EDA toolsASIC/FPGA verification teams, EDA tools
Industry UsageCommon in UVM-based verification environmentsUsed broadly in SystemVerilog verification projects
Comparison FocusUVM methodology specificsSystemVerilog language features

Contract Uvm Verification primarily focuses on UVM methodology and testbench development, while Contract SystemVerilog Verification emphasizes proficiency in SystemVerilog language features for verification tasks. Both roles often overlap but differ in their core focus areas within the verification process.

What are some common challenges faced by Contract UVM Verification engineers when joining new projects, and how can they be addressed?

Contract UVM Verification engineers often face challenges such as quickly ramping up on unfamiliar codebases, understanding project-specific verification methodologies, and integrating with established teams. To overcome these, it’s important to proactively communicate with team members, thoroughly review project documentation, and leverage reusable UVM components where possible. Establishing strong lines of communication and participating in regular sync meetings can help bridge knowledge gaps and ensure alignment with project goals.

What are Contract UVM Verification engineers?

Contract UVM Verification engineers are professionals who specialize in using the Universal Verification Methodology (UVM) to verify the functionality of digital hardware designs, typically on a contract or project basis rather than as full-time employees. They create, implement, and maintain testbenches, sequences, and verification environments to ensure that integrated circuits (ICs) or systems-on-chip (SoCs) meet their design specifications. Their work is crucial for identifying and debugging design flaws before hardware production, reducing costly errors and development cycles. Contract engineers are often hired for specific projects where specialized UVM expertise is needed, allowing organizations to scale their verification teams efficiently.

What are the key skills and qualifications needed to thrive as a Contract UVM Verification Engineer, and why are they important?

To thrive as a Contract UVM Verification Engineer, expertise in digital design verification, SystemVerilog, and Universal Verification Methodology (UVM) is essential, often supported by a degree in electrical or computer engineering. Familiarity with simulation tools like Synopsys VCS, Cadence Incisive, and scripting languages such as Python or Perl is typically required. Strong analytical thinking, attention to detail, and effective communication skills help engineers collaborate and identify complex design issues. These abilities ensure the delivery of robust, error-free hardware designs within project timelines and specifications.
More about Contract Uvm Verification jobs
What cities are hiring for Contract Uvm Verification jobs? Cities with the most Contract Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Contract Uvm Verification jobs? States with the most job openings for Contract Uvm Verification jobs include:
What job categories do people searching Contract Uvm Verification jobs look for? The top searched job categories for Contract Uvm Verification jobs are:
Contract Uvm Verification jobs near you
Infographic showing various Contract Uvm Verification job openings in the United States as of June 2026, with employment types broken down into 1% Locum Tenens, 1% As Needed, 85% Full Time, 12% Part Time, and 1% Nights. Highlights an 80% Physical, 2% Hybrid, and 18% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
UVM Verification Engineer

UVM Verification Engineer

Trilyon, Inc.

Austin, TX

$134K/yr

Other

Posted 2 days ago

Job description

Role: Verification Engineer

Location: Austin, TX (Onsite)

Duration: 12 months contract


JOB DUTIES:

• Participate in the functional verification of a block(s) of complex ASICs and/or IP cores for a combined CPU/GPU development effort.

• Be part of a team of design and verification engineers, working closely with other team members to understand and verify the functionality of a given design element within the context of the block, chip and overall system.

• Be responsible for carefully documenting and executing test plan(s) consisting of directed and constrained-random tests to be run during simulation.

• Be expected to adopt the evolving verification methodologies used in the industry to functionally verify increasingly more complex SoC designs within aggressive, market-driven schedules, and work within the existing verification infrastructure on currently active projects.

• Be familiar with hardware modeling and/or assertion-based verification methods.


EXPERIENCE AND EDUCATION:

• 7+ years of proven verification experience on large ASIC development projects or software/firmware experience in a hardware development setting.

• Strong background in C/C++ development in a Linux Environment.

• Strong debug skills and experience with debug tools such as Gdb, Valgrind.

• Proficient in Object Oriented programming, STL, computer architecture and data structures.

• Knowledge of Perl and Makefiles.

• Experience in Verilog/SystemVerilog/SystemC, preferred.

• Experience in C/Verilog environment using DPI/PLI, preferred.

• Strong analytical skills and attention to detail.

• Excellent written and communication skills.


Regards,

Prachi Sharma

E: prachi@trilyonservices.com

www.trilyonservices.com

Apply