ZipRecruiter

Log In

1

Contract Uvm Verification Jobs (NOW HIRING)

Quantum World Technologies Inc

FPGA UVM

Redmond, WA · On-site

$116K - $156K/yr

Contract and Fulltime Experience: 8-15 Years (Note more than 18 years) * Should have some lead ... Design Verification expertise in System Verilog /UVM for Unit/Module level Verification * Should ...

HCP ONE LLC

Design Verification Engineer

San Jose, CA · On-site

$159K - $194K/yr

Contract Description: This requirement is for a Senior Design Verification (DV) Engineer focused on ... with UVM (Universal Verification Methodology). · Experience verifying IP blocks and SoC-level ...

Superbeo

Design Verification Lead Engineer

Austin, TX · On-site

... Contract to Hire * 10+ years of experience in pre-silicon design verification * Proficiency in C-shell scripting, Verilog-HDL & System Verilog. * Strong knowledge in SV Assertions, UVM/OVM and ...

R3 Tek

Verification Engineer

San Francisco, CA · On-site

$160K/yr

Contract /Contract to Hire /Full Time Required Skills: Required Skills & Qualification  Minimum ... UVM methodology.  Expertise in verif env development , functional coverage, code coverage ...

R3 Tek

Verification Engineer

San Francisco, CA · On-site

$160K/yr

Verification Engineer Location: San Francisco Bay Area, CA Employment Type ... Contract Required Skills & Qualification Minimum 5 years of experience working of SV and UVM ...

AVTC Group

Principal FPGA Engineer (DOD cleared)

Tucson, AZ · On-site

$122K - $157K/yr

... or Contract Rate: open to Negotiation Benefits: including Health, Dental Vision, PTO, Holidays ... SystemVerilog / UVM verification experience. * Experience with emulation platforms such as Veloce.

Chipton Ross

FPGA Design Engineer

Del Rey, CA · On-site

$100/hr

Job #216829 Chipton-Ross is seeking an FPGA Design Engineer for a contract opportunity in Sunnyvale ... Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches ...

AVTC Group

Senior FPGA Engineer (DOD cleared)

Tucson, AZ · On-site

$122K - $157K/yr

... or Contract Rate: open to Negotiation Benefits: including Health, Dental Vision, PTO, Holidays ... SystemVerilog / UVM verification experience. * Experience with emulation platforms such as Veloce.

previous pagenext page

Showing results 21-40

All Jobsfreelance JobsBusiness JobsContract Uvm Verification Jobs

Contract Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do contract uvm verification jobs pay per year?

As of Sep 1, 2026, the average yearly pay for contract uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is a contract UVM verification engineer?

Contract UVM Verification engineers are professionals who specialize in using the Universal Verification Methodology (UVM) to verify the functionality of digital hardware designs, typically on a contract or project basis rather than as full-time employees. They create, implement, and maintain testbenches, sequences, and verification environments to ensure that integrated circuits (ICs) or systems-on-chip (SoCs) meet their design specifications. Their work is crucial for identifying and debugging design flaws before hardware production, reducing costly errors and development cycles. Contract engineers are often hired for specific projects where specialized UVM expertise is needed, allowing organizations to scale their verification teams efficiently.

What are the key skills and qualifications needed to thrive as a contract UVM verification engineer, and why are they important?

To thrive as a Contract UVM Verification Engineer, expertise in digital design verification, SystemVerilog, and Universal Verification Methodology (UVM) is essential, often supported by a degree in electrical or computer engineering. Familiarity with simulation tools like Synopsys VCS, Cadence Incisive, and scripting languages such as Python or Perl is typically required. Strong analytical thinking, attention to detail, and effective communication skills help engineers collaborate and identify complex design issues. These abilities ensure the delivery of robust, error-free hardware designs within project timelines and specifications.

What are some common challenges faced by contract UVM verification engineers when joining new projects, and how can they be addressed?

Contract UVM Verification engineers often face challenges such as quickly ramping up on unfamiliar codebases, understanding project-specific verification methodologies, and integrating with established teams. To overcome these, it’s important to proactively communicate with team members, thoroughly review project documentation, and leverage reusable UVM components where possible. Establishing strong lines of communication and participating in regular sync meetings can help bridge knowledge gaps and ensure alignment with project goals.

What is the difference between Contract Uvm Verification vs Contract SystemVerilog Verification?

AspectContract Uvm VerificationContract SystemVerilog Verification
CredentialsUVM Certification, Verilog/SystemVerilog knowledgeVerilog/SystemVerilog expertise, verification certifications
Work EnvironmentASIC/FPGA verification teams, EDA toolsASIC/FPGA verification teams, EDA tools
Industry UsageCommon in UVM-based verification environmentsUsed broadly in SystemVerilog verification projects
Comparison FocusUVM methodology specificsSystemVerilog language features

Contract Uvm Verification primarily focuses on UVM methodology and testbench development, while Contract SystemVerilog Verification emphasizes proficiency in SystemVerilog language features for verification tasks. Both roles often overlap but differ in their core focus areas within the verification process.

More about Contract Uvm Verification jobs

What cities are hiring for Contract Uvm Verification jobs?

Cities with the most Contract Uvm Verification job openings:

What are the most commonly searched types of Uvm Verification jobs?

The most popular types of Uvm Verification jobs are:

What states have the most Contract Uvm Verification jobs?

States with the most job openings for Contract Uvm Verification jobs include:

What job categories do people searching Contract Uvm Verification jobs look for?

The top searched job categories for Contract Uvm Verification jobs are:

Contract Uvm Verification jobs near you
Infographic showing various Contract Uvm Verification job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 80% Full Time, 15% Part Time, 3% Contract, and 1% Nights. Highlights an 90% Physical, 3% Hybrid, and 7% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

FPGA Design/Verification Engineer

The Structures Company

Sunnyvale, CA • On-site

Contractor

Medical, Dental, Vision

Re-posted 7 days ago

Job description

JOB TITLE: FPGA Design/Verification Engineer
LOCATION: Sunnyvale, CA
PAY RATE: $100/hour

We are a national aerospace and defense staffing agency seeking highly qualified candidates for a position with a top-tier client.

Job Details:

  • Job Type: Contract (Up to 5 months with potential for extension)

  • Clearance: MUST CURRENTLY HOLD ACTIVE SECURITY CLEARANCE

  • Shift: 1st (5/40)

  • Industry: Aerospace / Defense / Aviation

  • Benefits: Medical, dental, and vision (Cigna)

  • Perks: Bonus potential + Priority access via Tier 1 supplier

  • Openings Nationwide: Thousands of opportunities across the U.S.

Qualifying Questions:

  • Are you a U.S. person as defined under ITAR regulations?

  • Do you meet the educational and experience requirements for this role?

  • Can you commute to the job location or relocate if necessary?

Summary: 

  • Perform ASIC and FPGA verification using UVM-based methodologies.

  • Develop UVM verification environments, testbenches, test cases, and coverage models.

  • Automate verification scripts to improve efficiency and reduce development costs.

  • Simulate, integrate, verify, and test complex high-speed digital systems.

  • Collaborate with RTL Designers, Systems Architects, RF/Analog, and Digital Circuit teams.

  • Analyze, debug, and resolve complex verification issues.

  • Provide technical guidance and mentorship to junior engineers.

Requirements:

  • MUST CURRENTLY HOLD ACTIVE SECURITY CLEARANCE

  • Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field.

  • Expertise in UVM-based verification methodologies.

  • Experience verifying FPGA and/or ASIC designs on R&D programs.

  • Strong background in simulation, integration, and verification of high-speed systems.

  • Knowledge of high-speed networking concepts and architectures.

  • Strong debugging and problem-solving skills.

  • Must be a U.S. Citizen (as defined by ITAR).

About Us:

The Structures Company is a premier national aerospace and defense staffing agency specializing in contract, contract-to-hire, and direct hire placements. We deliver expert workforce solutions across engineering, IT, production, maintenance, and support roles.

As trusted partners to major aerospace OEMs and Tier 1 suppliers, we connect professionals with opportunities to grow and excel in the aviation and aerospace industries.

Eligibility Requirements:

Must be a U.S. Citizen, lawful permanent resident, or protected individual under 8 U.S.C. 1324b(a)(3) to comply with ITAR regulations.

Keywords: aerospace, aviation, engineering, maintenance, aircraft design, defense

Take your career to new heights—apply today!

Engineers - #vij