Position Overview We are seeking an experienced IC Layout Engineer to support a high-priority ... Duration Contract opportunity with the potential for extension based on project needs.
Position Overview We are seeking an experienced IC Layout Engineer to support a high-priority ... Duration Contract opportunity with the potential for extension based on project needs.
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer
San Jose, CA ยท On-site
$100 - $110/hr
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer Position Description : Protingent ... tape-out an analog IC. Job Details: * Job Type: Contract * Pay Range: $100 - $110 an hour.
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer
San Jose, CA ยท On-site
$100 - $110/hr
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer Position Description : Protingent ... tape-out an analog IC. Job Details: * Job Type: Contract * Pay Range: $100 - $110 an hour.
Be Seen First
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer (NO C2C)
San Jose, CA ยท On-site
$100 - $110/hr
Contract Duration: 6 months contract Description: As a senior high speed mixed-signal layout/analog ... Experience in advanced nodes in IC layout, including finfet 14nm, 8nm, 4nm and 2nm GAA.
New
Quick apply
Be Seen First
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer (NO C2C)
San Jose, CA ยท On-site
$100 - $110/hr
Contract Duration: 6 months contract Description: As a senior high speed mixed-signal layout/analog ... Experience in advanced nodes in IC layout, including finfet 14nm, 8nm, 4nm and 2nm GAA.
New
RFIC Layout Design (TSMC 4nm)
Richardson, TX ยท On-site +1
Opportunity for W2 Employment or Contract Minimum Qualifications * Minimum 5 years of Industry ... IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company ...
RFIC Layout Design (TSMC 4nm)
Richardson, TX ยท On-site +1
Opportunity for W2 Employment or Contract Minimum Qualifications * Minimum 5 years of Industry ... IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company ...
IC Packaging Design & Layout Engineer
Cambridge, MA ยท On-site
$148K/yr
IC Packaging Design & Layout Engineer Contract, 9/80 work schedule, may be remote or hybrid US Citizen ONLY The IC Packaging Design & Layout Engineer is responsible for the end-to-end creation of ...
IC Packaging Design & Layout Engineer
Cambridge, MA ยท On-site
$148K/yr
IC Packaging Design & Layout Engineer Contract, 9/80 work schedule, may be remote or hybrid US Citizen ONLY The IC Packaging Design & Layout Engineer is responsible for the end-to-end creation of ...
IC Packaging Design Engineer
Chandler, AZ ยท On-site
$138K/yr
... Contract (12+ Months) Employment Type: C2C / W2 Openings: 4 We are seeking experienced IC Packaging Design Engineers with strong expertise in package substrate design and advanced package layout. The ...
New
IC Packaging Design Engineer
Chandler, AZ ยท On-site
$138K/yr
... Contract (12+ Months) Employment Type: C2C / W2 Openings: 4 We are seeking experienced IC Packaging Design Engineers with strong expertise in package substrate design and advanced package layout. The ...
New
IC Packaging Design Engineer
Chandler, AZ ยท On-site
$138K/yr
Chandler, AZ or Hillsboro, OR (ONSITE) Longterm Contract - 1 Year + No openings : 4 Skills Required ... design and layout โข SI/PI aware design implementation โข Design for performance ...
New
IC Packaging Design Engineer
Chandler, AZ ยท On-site
$138K/yr
Chandler, AZ or Hillsboro, OR (ONSITE) Longterm Contract - 1 Year + No openings : 4 Skills Required ... design and layout โข SI/PI aware design implementation โข Design for performance ...
New
IC Packaging Design Engineer
Hillsboro, OR ยท On-site
$148K/yr
Chandler, AZ or Hillsboro, OR (ONSITE) Longterm Contract - 1 Year + Experience: 10+ years Skills ... design and layout โข SI/PI aware design implementation โข Design for performance ...
New
IC Packaging Design Engineer
Hillsboro, OR ยท On-site
$148K/yr
Chandler, AZ or Hillsboro, OR (ONSITE) Longterm Contract - 1 Year + Experience: 10+ years Skills ... design and layout โข SI/PI aware design implementation โข Design for performance ...
New
Contract Interview: Phone/Skype Minimum 6+ years of experience in Analog and RF layout. Experience developing and leading complex layout IC for high-speed applications in advanced CMOS FinFET ...
Contract Interview: Phone/Skype Minimum 6+ years of experience in Analog and RF layout. Experience developing and leading complex layout IC for high-speed applications in advanced CMOS FinFET ...
Contract Hardware Engineer Mid
San Jose, CA ยท On-site
$144K - $191K/yr
Design Experience: 8-12+ years of hands-on experience in analog IC design. Knowledge and Skills ... Perform comprehensive pre-layout and post-layout simulations, including Monte Carlo, corner ...
Contract Hardware Engineer Mid
San Jose, CA ยท On-site
$144K - $191K/yr
Design Experience: 8-12+ years of hands-on experience in analog IC design. Knowledge and Skills ... Perform comprehensive pre-layout and post-layout simulations, including Monte Carlo, corner ...
Sr. ASIC Layout Design Engineer
$113K - $151K/yr
... contracts. As part of our close-knit team, you will play a key role in producing analog and mixed ... Develop high-quality analog/mixed-signal IC layouts and create GDS databases of completed designs ...
Sr. ASIC Layout Design Engineer
$113K - $151K/yr
... contracts. As part of our close-knit team, you will play a key role in producing analog and mixed ... Develop high-quality analog/mixed-signal IC layouts and create GDS databases of completed designs ...
Sr. ASIC Layout Design Engineer
Goleta, CA ยท On-site
$113K - $151K/yr
... contracts. As part of our close-knit team, you will play a key role in producing analog and mixed ... Develop high-quality analog/mixed-signal IC layouts and create GDS databases of completed designs ...
Sr. ASIC Layout Design Engineer
Goleta, CA ยท On-site
$113K - $151K/yr
... contracts. As part of our close-knit team, you will play a key role in producing analog and mixed ... Develop high-quality analog/mixed-signal IC layouts and create GDS databases of completed designs ...
Oversee and review PCB layout designs, providing complete and detailed electrical constraint rules ... Lead integration with mechanical, software, IC, and other related teams * Support contract ...
Oversee and review PCB layout designs, providing complete and detailed electrical constraint rules ... Lead integration with mechanical, software, IC, and other related teams * Support contract ...
iPhone Analog & Power Systems Engineer
$150K - $277K/yr
... contract manufacturer teams, and IC vendor teams across all stages of development. We expect ... layout, thermal management, and digital interface design.","responsibilities":"Plan system and ...
iPhone Analog & Power Systems Engineer
$150K - $277K/yr
... contract manufacturer teams, and IC vendor teams across all stages of development. We expect ... layout, thermal management, and digital interface design.","responsibilities":"Plan system and ...
iPhone Analog System EE
Cupertino, CA ยท On-site
... Contract Manufacturer teams, and IC vendor teams throughout different development stages ... and layout reviews, manufacturing and production test support, systems validation and ...
iPhone Analog System EE
Cupertino, CA ยท On-site
... Contract Manufacturer teams, and IC vendor teams throughout different development stages ... and layout reviews, manufacturing and production test support, systems validation and ...
... contract manufacturer teams, and IC vendor teams across all stages of development. We expect ... layout, thermal management, and digital interface design. Minimum Qualifications BS/MS in ...
... contract manufacturer teams, and IC vendor teams across all stages of development. We expect ... layout, thermal management, and digital interface design. Minimum Qualifications BS/MS in ...
Senior Staff CAD Engineer
San Jose, CA ยท On-site
$65 - $75/hr
Protingent Staffing has an exciting contract Senior Staff CAD Engineer with our client located in ... We are looking for a senior IC EDA/CAD Engineer to own and advance our EDA design flows, IT infrast ...
Senior Staff CAD Engineer
San Jose, CA ยท On-site
$65 - $75/hr
Protingent Staffing has an exciting contract Senior Staff CAD Engineer with our client located in ... We are looking for a senior IC EDA/CAD Engineer to own and advance our EDA design flows, IT infrast ...
Mid-Level PCB Designer
Brecksville, OH ยท Hybrid
You'll be responsible for PCB layout from concept through production using Altium Designer and ... RS-485 * SPI * IC * UART * Bluetooth * Wi-Fi * Cellular products * Switching power supplies
Mid-Level PCB Designer
Brecksville, OH ยท Hybrid
You'll be responsible for PCB layout from concept through production using Altium Designer and ... RS-485 * SPI * IC * UART * Bluetooth * Wi-Fi * Cellular products * Switching power supplies
Staff Electrical Design Engineer
Mountain View, CA ยท On-site
$186K - $250K/yr
Oversee and review PCB layout designs, providing complete and detailed electrical constraint rules ... Lead integration with mechanical, software, IC, and other related teams * Support contract ...
Staff Electrical Design Engineer
Mountain View, CA ยท On-site
$186K - $250K/yr
Oversee and review PCB layout designs, providing complete and detailed electrical constraint rules ... Lead integration with mechanical, software, IC, and other related teams * Support contract ...
Support or execute PCB layout in Altium Designer (or comparable tool), including stackup ... Participate in DFM/DFT reviews and support NPI activities with manufacturing partners and contract ...
Quick apply
Support or execute PCB layout in Altium Designer (or comparable tool), including stackup ... Participate in DFM/DFT reviews and support NPI activities with manufacturing partners and contract ...
Ic Layout Contract information
See salary details
$15.74 is the 25th percentile. Wages below this are outliers.
$11.06 - $16.22
28% of jobs
The median wage is $18.92 / hr.
$16.22 - $21.37
43% of jobs
$22.38 is the 75th percentile. Wages above this are outliers.
$21.37 - $26.53
23% of jobs
$26.53 - $31.69
6% of jobs
$31.69 - $36.84
0% of jobs
$36.84 - $42
0% of jobs
$42 - $47.16
0% of jobs
$47.16 - $52.32
0% of jobs
$52.32 - $57.47
0% of jobs
$57.47 - $62.63
0% of jobs
$62.63 - $67.79
0% of jobs
$11
$21
$67
How much do ic layout contract jobs pay per hour?
What is the highest paid design job?
What are the key skills and qualifications needed to thrive in the Ic Layout Contract position, and why are they important?
To thrive as an IC Layout Contract professional, you need strong expertise in analog and digital IC layout, a solid understanding of semiconductor fabrication processes, and relevant education in electrical or electronics engineering. Proficiency with industry-standard EDA tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys, along with knowledge of DRC/LVS checks, is typically required. Attention to detail, effective communication, and the ability to work independently are important soft skills in this role. These skills are crucial for delivering high-quality, manufacturable layouts within project timelines, while collaborating with design and verification teams.
How to get a job in IC design?
How much do analog IC design engineers make in the US?
What are the common challenges faced by IC Layout Contract professionals, and how can they overcome them?
IC Layout Contract professionals often encounter challenges such as tight project deadlines, managing complex design rules, and ensuring accurate communication across multidisciplinary teams. Staying updated with the latest EDA tools and process technology helps address the technical complexities of advanced node designs. Regular collaboration with circuit designers and verification engineers is essential for catching potential errors early and meeting quality standards. Maintaining organized documentation and clear communication channels can streamline workflow and help mitigate common issues. By proactively managing these challenges, layout engineers can consistently deliver reliable and manufacturable designs.
What does an IC layout engineer do?
What is an IC Layout Contract job?
An IC Layout Contract job involves designing and drafting the physical layout of integrated circuits (ICs) for semiconductor manufacturing. Contractors typically work on short-term or project-based assignments for companies that need custom IC designs. Responsibilities include placing transistors, routing interconnections, and ensuring compliance with design rules. These professionals use industry-standard software like Cadence Virtuoso or Synopsys Custom Compiler. Strong knowledge of semiconductor fabrication processes and design constraints is essential.

Job description
Plano, TX (right outside Dallas)
Duration โ 3 months
Manager feedback:
I need TSMC12/16 expertise that can start asap with 100% familiarity with the node
I am looking for a layout engineer to cover an overload. The need is to have experience in TSMC12/16 or TSMC lower nodes.
Position Overview
We are seeking an experienced IC Layout Engineer to support a high-priority project and help address increased design workload. The ideal candidate will have strong custom IC layout experience with advanced TSMC process technologies and a proven track record of delivering high-quality layouts in complex semiconductor designs.
Key Responsibilities
- Perform custom IC layout design for analog, mixed-signal, and/or digital integrated circuits.
- Create and verify transistor-level layouts while ensuring compliance with foundry design rules.
- Work closely with design, verification, and physical design teams to achieve performance, area, and reliability targets.
- Execute layout verification activities including DRC, LVS, ERC, and parasitic extraction.
- Support layout optimization for performance, power, and manufacturability.
- Collaborate with cross-functional teams to meet project schedules and tapeout milestones.
Required Qualifications
- Proven experience as an IC Layout Engineer in advanced semiconductor process technologies.
- Hands-on layout experience with TSMC 12nm, 16nm, or more advanced process nodes.
- Strong understanding of semiconductor fabrication processes and physical design methodologies.
- Experience performing DRC, LVS, and parasitic extraction signoff.
- Proficiency with industry-standard EDA tools such as Cadence Virtuoso and Calibre.
- Ability to work independently and contribute immediately in a fast-paced development environment.
Preferred Qualifications
- Experience with FinFET technologies.
- Background in high-speed, mixed-signal, RF, networking, AI/ML, or data center semiconductor products.
- Prior tapeout experience in advanced TSMC nodes.
- Strong communication and collaboration skills.
Duration
Contract opportunity with the potential for extension based on project needs.
About Technical Link
Sourced by ZipRecruiter
Industry
It services
Company size
1 - 10 Employees
Headquarters location
Los Angeles, CA, US
Year founded
2012