Mentor junior layout engineers and contribute to continuous improvement of layout methodologies What You Bring * 10+ years of hands-on IC layout experience, with significant exposure to mixed-signal ...
Mentor junior layout engineers and contribute to continuous improvement of layout methodologies What You Bring * 10+ years of hands-on IC layout experience, with significant exposure to mixed-signal ...
The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team ... This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is ...
The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team ... This position is best suited for a junior-mid level engineer who is hungry, humble and smart and is ...
Lead Analog IC Layout Engineer
Wilmington, MA · On-site
$134K - $201K/yr
Leads complex IC layout projects and mentors junior engineers * Makes critical IC architecture design decisions that shape product development * Performs advanced process evaluations and ...
Lead Analog IC Layout Engineer
Wilmington, MA · On-site
$134K - $201K/yr
Leads complex IC layout projects and mentors junior engineers * Makes critical IC architecture design decisions that shape product development * Performs advanced process evaluations and ...
Lead Analog IC Layout Engineer
Wilmington, MA · On-site
$134K - $201K/yr
Leads complex IC layout projects and mentors junior engineers * Makes critical IC architecture design decisions that shape product development * Performs advanced process evaluations and ...
Lead Analog IC Layout Engineer
Wilmington, MA · On-site
$134K - $201K/yr
Leads complex IC layout projects and mentors junior engineers * Makes critical IC architecture design decisions that shape product development * Performs advanced process evaluations and ...
Analog and RF Layout Engineer
San Francisco, CA · On-site
$79K - $174K/yr
Mentor and guide junior engineers while promoting quality, collaboration, and engineering best practices Your skills and experience * 6+ years of experience in Analog and RF IC layout for highspeed ...
Analog and RF Layout Engineer
San Francisco, CA · On-site
$79K - $174K/yr
Mentor and guide junior engineers while promoting quality, collaboration, and engineering best practices Your skills and experience * 6+ years of experience in Analog and RF IC layout for highspeed ...
Staff Layout Designer
San Jose, CA · On-site
$72 - $122/hr
Effectively mentor junior team members * Contribute to the improvement of layout efficiency through ... IC layout design experience with NAND, DRAM and/or SRAM * Programming skills and AI experience ...
Staff Layout Designer
San Jose, CA · On-site
$72 - $122/hr
Effectively mentor junior team members * Contribute to the improvement of layout efficiency through ... IC layout design experience with NAND, DRAM and/or SRAM * Programming skills and AI experience ...
Staff Layout Designer
San Jose, CA · On-site
$72 - $122/hr
Effectively mentor junior team members * Contribute to the improvement of layout efficiency through ... IC layout design experience with NAND, DRAM and/or SRAM * Programming skills and AI experience ...
Staff Layout Designer
San Jose, CA · On-site
$72 - $122/hr
Effectively mentor junior team members * Contribute to the improvement of layout efficiency through ... IC layout design experience with NAND, DRAM and/or SRAM * Programming skills and AI experience ...
... custom IC layout for advanced nodes • Collaborate with Synopsys IP teams to integrate and ... and guide junior engineers on software architecture, coding standards, and quality practices ...
... custom IC layout for advanced nodes • Collaborate with Synopsys IP teams to integrate and ... and guide junior engineers on software architecture, coding standards, and quality practices ...
R&D Engineering, Sr Architect-17656
Sunnyvale, CA · On-site
$226K - $338K/yr
... IC layout for advanced nodes * Collaborate with Synopsys IP teams to integrate and proliferate Custom Compiler layout automation technologies across internal design flows * Mentor and guide junior ...
R&D Engineering, Sr Architect-17656
Sunnyvale, CA · On-site
$226K - $338K/yr
... IC layout for advanced nodes * Collaborate with Synopsys IP teams to integrate and proliferate Custom Compiler layout automation technologies across internal design flows * Mentor and guide junior ...
R&D Engineering, Sr Architect
Sunnyvale, CA · Remote
$226K - $338K/yr
... IC layout for advanced nodes * Collaborate with Synopsys IP teams to integrate and proliferate Custom Compiler layout automation technologies across internal design flows * Mentor and guide junior ...
R&D Engineering, Sr Architect
Sunnyvale, CA · Remote
$226K - $338K/yr
... IC layout for advanced nodes * Collaborate with Synopsys IP teams to integrate and proliferate Custom Compiler layout automation technologies across internal design flows * Mentor and guide junior ...
Additionally, this role covers IC areas closely related to power converter IPs such as mixed signal ... layout, and production. We work in a team environment to build sophisticated power management ...
Additionally, this role covers IC areas closely related to power converter IPs such as mixed signal ... layout, and production. We work in a team environment to build sophisticated power management ...
Analog/Mixed-Signal IC Design Engineer
San Jose, CA · On-site
$110K - $300K/yr
Mentor and provide technical guidance to junior engineers, fostering a culture of continuous ... simulation, layout, and verification tools (e.g., Synopsys, Cadence, Mentor Graphics etc.) * In ...
Analog/Mixed-Signal IC Design Engineer
San Jose, CA · On-site
$110K - $300K/yr
Mentor and provide technical guidance to junior engineers, fostering a culture of continuous ... simulation, layout, and verification tools (e.g., Synopsys, Cadence, Mentor Graphics etc.) * In ...
Staff Engineer, SRAM Layout
San Jose, CA · On-site
Lead layout reviews, mentor junior engineers, and drive best practices, optimization techniques ... Candence Virtuoso (or Custom Compiler/IC Compiler) for custom/analog layout. * Physical ...
Staff Engineer, SRAM Layout
San Jose, CA · On-site
Lead layout reviews, mentor junior engineers, and drive best practices, optimization techniques ... Candence Virtuoso (or Custom Compiler/IC Compiler) for custom/analog layout. * Physical ...
Lead layout reviews, mentor junior engineers, and drive best practices, optimization techniques ... Candence Virtuoso (or Custom Compiler/IC Compiler) for custom/analog layout. * Physical ...
Quick apply
Lead layout reviews, mentor junior engineers, and drive best practices, optimization techniques ... Candence Virtuoso (or Custom Compiler/IC Compiler) for custom/analog layout. * Physical ...
ASIC & FPGA Design Engineer Stf
Orlando, FL · On-site
$114K - $158K/yr
... junior layout engineers and promote an inclusive, knowledge sharing culture. Why Join Us Do you ... signal IC layout design • Layout experience across process nodes ranging from 130nm to 12nm ...
ASIC & FPGA Design Engineer Stf
Orlando, FL · On-site
$114K - $158K/yr
... junior layout engineers and promote an inclusive, knowledge sharing culture. Why Join Us Do you ... signal IC layout design • Layout experience across process nodes ranging from 130nm to 12nm ...
Analog Design Engineeer - Neuromodulation
Richardson, TX · On-site +1
$182K/yr
... layout and digital teams to deliver high-quality mixed-signal SoCs, including physical design ... IC Enable is an Equal Opportunity Employer.
Analog Design Engineeer - Neuromodulation
Richardson, TX · On-site +1
$182K/yr
... layout and digital teams to deliver high-quality mixed-signal SoCs, including physical design ... IC Enable is an Equal Opportunity Employer.
Staff Engineer, Analog Design Engineering
Durham, NC · On-site
$195K/yr
Provide technical guidance and mentorship to junior engineers, reviewing their work and ... Deep understanding of physical IC layout considerations and experience optimizing layouts for ...
Staff Engineer, Analog Design Engineering
Durham, NC · On-site
$195K/yr
Provide technical guidance and mentorship to junior engineers, reviewing their work and ... Deep understanding of physical IC layout considerations and experience optimizing layouts for ...
Staff Engineer, Analog Design Engineering
Durham, NC · On-site
$195K/yr
Provide technical guidance and mentorship to junior engineers, reviewing their work and ... Deep understanding of physical IC layout considerations and experience optimizing layouts for ...
Staff Engineer, Analog Design Engineering
Durham, NC · On-site
$195K/yr
Provide technical guidance and mentorship to junior engineers, reviewing their work and ... Deep understanding of physical IC layout considerations and experience optimizing layouts for ...
Analog Mixed-Signal IC Design Engineer - TeraWave
Bodega Bay, CA · On-site +1
$213K - $298K/yr
Oversee layout, top-level integration, floorplanning, and verification of the overall design for ... and mentor junior engineers for best design practices in analog domain. Minimum Qualifications:
Analog Mixed-Signal IC Design Engineer - TeraWave
Bodega Bay, CA · On-site +1
$213K - $298K/yr
Oversee layout, top-level integration, floorplanning, and verification of the overall design for ... and mentor junior engineers for best design practices in analog domain. Minimum Qualifications:
Analog Mixed-Signal IC Design Engineer - TeraWave
Seattle, WA · On-site +1
$213K - $298K/yr
Oversee layout, top-level integration, floorplanning, and verification of the overall design for ... and mentor junior engineers for best design practices in analog domain. Minimum Qualifications:
Analog Mixed-Signal IC Design Engineer - TeraWave
Seattle, WA · On-site +1
$213K - $298K/yr
Oversee layout, top-level integration, floorplanning, and verification of the overall design for ... and mentor junior engineers for best design practices in analog domain. Minimum Qualifications:
Junior Ic Layout information
See salary details
$33.5K - $40.4K
3% of jobs
$40.4K - $47.3K
20% of jobs
$48.8K is the 25th percentile. Wages below this are outliers.
$47.3K - $54.2K
7% of jobs
$54.2K - $61.1K
6% of jobs
$61.1K - $68K
12% of jobs
The median wage is $68.5K / yr.
$68K - $75K
17% of jobs
$78.6K is the 75th percentile. Wages above this are outliers.
$75K - $81.9K
17% of jobs
$81.9K - $88.8K
7% of jobs
$88.8K - $95.7K
4% of jobs
$95.7K - $102.6K
3% of jobs
$102.6K - $109.5K
2% of jobs
$33.5K
$71.8K
$109.5K
How much do junior ic layout jobs pay per year?
What are some typical challenges junior IC layout engineers face when transitioning from academic projects to professional environments?
What are the key skills and qualifications needed to thrive as a Junior IC Layout Engineer, and why are they important?
What are Junior IC Layout Engineers?
What is the difference between Junior Ic Layout vs Senior Ic Layout?
| Aspect | Junior Ic Layout | Senior Ic Layout |
|---|---|---|
| Experience | Entry-level, 0-2 years | Advanced, 3+ years |
| Responsibilities | Assisting in layout design, following guidelines | Leading layout projects, optimizing designs |
| Skills | Basic CAD tools, fundamental IC design knowledge | Expertise in CAD, design optimization, mentorship |
| Certifications | Relevant coursework or certifications | Advanced certifications preferred |
The main difference between Junior Ic Layout and Senior Ic Layout lies in experience, responsibilities, and skill level. Junior roles focus on assisting and learning, while senior roles involve leading projects and providing expertise. Both positions are essential in the IC design industry, with senior roles requiring more experience and advanced skills.

Full-time
Medical, Dental, Vision, Retirement
Posted 9 days ago
Job description
As a Mixed-Signal and Analog IC Layout Manager, you will take ownership of chip-level layout execution and verification for high-performance, full-custom ICs. This is a hands-on leadership role: you’ll drive layout quality, guide best practices, and collaborate closely with design, verification, and customer teams to deliver first-pass success on challenging designs.
- Lead chip-level layout integration across analog, digital, and IP blocks
- Own full-chip physical verification: DRC, LVS, EM/IR, parasitic extraction, and density compliance
- Drive layout quality, consistency, and adherence to foundry requirements
- Collaborate with cross-functional teams (design, CAD, verification) across global locations
- Review and interpret layout specifications to ensure accuracy and performance alignment
- Mentor junior layout engineers and contribute to continuous improvement of layout methodologies
- 10+ years of hands-on IC layout experience, with significant exposure to mixed-signal designs
- Proven track record delivering complex, full-custom chips to tape-out
- Deep expertise with industry-standard tools: Cadence Virtuoso or Synopsys Custom Compiler, and physical verification tools such as Calibre, PVS, or IC Validator
- Strong experience with LVS, DRC, and chip-level verification flows
- Solid understanding of semiconductor manufacturing processes and design rules
- High attention to detail and ability to work effectively under tight timelines
- Strong communication skills, with experience working directly with internal teams and external customers
- Must comply with all applicable International Traffic in Arms Regulations (ITAR) requirements (Requires U.S. Persons). Due to the nature of the work and access to export-controlled information, applicants must be authorized to access ITAR-restricted data in accordance with U.S. export control laws and regulations.
- Bachelor’s degree in Electrical Engineering or equivalent experience (Associate degree with significant industry experience considered)
We hire people who are humble, driven, and highly capable—and give them the opportunity to work on technically challenging, meaningful designs. You’ll be part of a team that values ownership, precision, and continuous growth.
- Medical, Dental, Vision, and supplemental coverage
- 401(k) with company match
- Collaborative, engineering-focused culture
IC Enable is committed to building a diverse and inclusive team.
About IC Enable
Sourced by ZipRecruiter
Industry
Semiconductor and electronic component manufacturing
Company size
51 - 200 Employees
Headquarters location
Dallas, TX, US
Year founded
2004