ZipRecruiter

Log In

1

Junior Ic Layout Jobs (NOW HIRING)

previous pagenext page

Showing results 21-40

All JobsManufacturing JobsMetal Fabrication JobsJunior Ic Layout Jobs

Junior Ic Layout information

See salary details

$33.5K

$71.8K

$109.5K

How much do junior ic layout jobs pay per year?

As of Sep 6, 2026, the average yearly pay for junior ic layout in the United States is $71,799.00, according to ZipRecruiter salary data. Most workers in this role earn between $48,500.00 and $80,000.00 per year, depending on experience, location, and employer.

What is a junior IC layout?

Junior IC (Integrated Circuit) Layout Engineers are entry-level professionals who assist in designing the physical layout of integrated circuits using specialized CAD tools. They work closely with senior engineers to convert circuit schematics into actual silicon layouts, ensuring that the designs meet performance, area, and power requirements. Their responsibilities typically include layout drawing, verification, and assisting in design rule checks under supervision. Junior IC Layout Engineers play a crucial role in the development of microchips used in electronics. This position is ideal for those with a background in electrical engineering or microelectronics and a keen attention to detail.

What are the key skills and qualifications needed to thrive as a junior IC layout engineer?

To thrive as a Junior IC Layout Engineer, you need a solid understanding of semiconductor physics, circuit design basics, and relevant engineering degrees or coursework. Proficiency in CAD layout tools such as Cadence Virtuoso, as well as familiarity with design rule checks (DRC) and LVS tools, is typically required. Attention to detail, problem-solving skills, and effective communication are essential soft skills for collaborating with design teams and ensuring design accuracy. These competencies are vital for producing reliable, manufacturable integrated circuit layouts that meet performance and quality standards.

What are some typical challenges junior IC layout engineers face when transitioning from academic projects to professional environments?

Junior IC layout engineers often find that transitioning from academic assignments to industry projects involves adapting to stricter design rules, tighter deadlines, and more complex verification processes. In professional environments, they must collaborate closely with circuit designers and verification engineers, ensuring that layouts meet both functional and manufacturability requirements. Additionally, learning to use advanced EDA tools efficiently and understanding company-specific workflow standards are common hurdles. Support from senior team members and proactive communication can help overcome these challenges and accelerate skill development.

What is the difference between Junior Ic Layout vs Senior Ic Layout?

AspectJunior Ic LayoutSenior Ic Layout
ExperienceEntry-level, 0-2 yearsAdvanced, 3+ years
ResponsibilitiesAssisting in layout design, following guidelinesLeading layout projects, optimizing designs
SkillsBasic CAD tools, fundamental IC design knowledgeExpertise in CAD, design optimization, mentorship
CertificationsRelevant coursework or certificationsAdvanced certifications preferred

The main difference between Junior Ic Layout and Senior Ic Layout lies in experience, responsibilities, and skill level. Junior roles focus on assisting and learning, while senior roles involve leading projects and providing expertise. Both positions are essential in the IC design industry, with senior roles requiring more experience and advanced skills.

More about Junior Ic Layout jobs

What cities are hiring for Junior Ic Layout jobs?

Cities with the most Junior Ic Layout job openings:

What are the most commonly searched types of Ic Layout jobs?

The most popular types of Ic Layout jobs are:

What states have the most Junior Ic Layout jobs?

States with the most job openings for Junior Ic Layout jobs include:

What job categories do people searching Junior Ic Layout jobs look for?

The top searched job categories for Junior Ic Layout jobs are:

Junior Ic Layout jobs near you
Infographic showing various Junior Ic Layout job openings in the United States as of August 2026, with employment types broken down into 1% Internship, 83% Full Time, 11% Part Time, 2% Contract, and 3% Nights. Highlights an 93% Physical, 2% Hybrid, and 5% Remote job distribution, with an average salary of $71,799 per year, or $34.5 per hour.

Senior Analog & Mixed-Signal IC Designer

Phizenix

Santa Clara, CA • On-site

$237K/yr

Full-time

Re-posted 14 days ago

Job description

Role Overview

We are seeking a highly experienced Senior or Staff Analog/Mixed-Signal IC Designer to join a world-class semiconductor team. The ideal candidate brings deep expertise in high-speed analog circuit design-spanning wireline transceivers, RFIC front-ends, and precision data converters-and has a track record of delivering silicon in advanced FinFET or SOI processes. This is a high-impact individual contributor or technical lead role focused on next-generation silicon for data communications, wireless, and compute applications.

Key Responsibilities

  • Design and verify high-speed analog and mixed-signal circuits including ADCs, DACs, PLLs, clock distribution, laser/modulator drivers, and transimpedance amplifiers (TIAs).
  • Architect and implement wireline SerDes front-ends, optical interconnect ICs, and multi-GHz analog signal chains from concept through tape-out.
  • Develop transistor-level schematics and layouts in advanced FinFET (7-16 nm) or SOI technologies; collaborate with layout engineers to meet stringent PPA targets.
  • Drive pre-silicon simulation and post-silicon bring-up; analyze measured silicon data and iterate on design to close specification gaps.
  • Partner with digital, CAD, and systems teams to define mixed-signal partitioning, interface specs, and shared design methodologies.
  • Produce detailed design documentation and present technical progress to cross-functional stakeholders and leadership.
  • Mentor junior designers and contribute to best-practice development across the organization.

Required Qualifications

Education & Experience

  • Ph.D. in Electrical Engineering (or related) with 6+ years of analog/mixed-signal IC design experience, OR
  • MS. in Electrical Engineering (or related) with 8+ years of analog/mixed-signal IC design experience.

Core Technical Skills

  • Analog / high-speed circuit design: wideband amplifiers, comparators, bias networks, ESD-tolerant I/Os.
  • Laser/modulator drivers and transimpedance amplifiers (TIAs) for optical interconnect applications.
  • High-speed ADC and DAC design (pipeline, SAR, flash, current-steering); including low-speed (LS) converters for control and calibration planes.
  • Clocking systems: DLLs, resonant/CMOS clock distribution, fractional-N synthesis, jitter budgeting, oscillators (LC/Ring).
  • Hands-on design in advanced FinFET nodes (TSMC / Samsung 5-16 nm) and/or Silicon-On-Insulator (SOI) processes.

Preferred Qualifications

  • RFIC design experience: LNA, mixer, PA driver, Broadband amplifiers, RF front-end modules.
  • Familiarity with high-speed wireline PHY architectures (56G / 112G PAM-4 SerDes, NRZ).
  • Background in optical module ICs (TOSA/ROSA driver ASICs, coherent DSP interfaces).
  • Proficiency with Cadence Virtuoso, Spectre / APS / Ultrasim, and industry-standard layout tools.
  • Proficient in designing RF passives like transmission lines, inductors, Tcoils, etc using EM tools like EMX, Peakview, etc.
  • Lab characterization skills: oscilloscopes, VNAs, spectrum analyzers, BERT setups.
  • Publications or patents in analog/mixed-signal IC design are a plus.

Apply