ZipRecruiter

Log In

1

Analog Ic Layout Jobs (NOW HIRING)

Neuralink

Analog IC Layout Engineer

South San Francisco, CA · On-site

$83K - $139K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art layouts for mixed-signal and analog circuits * Amplifiers * Filters * Switched capacitor circuits

Neuralink

Analog IC Layout Engineer

South San Francisco, CA · On-site

$83K - $139K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art layouts for mixed-signal and analog circuits * Amplifiers * Filters * Switched capacitor circuits

Saige Partners

ANalog Layout Engineer

San Jose, CA · On-site

$236K/yr

Senior High-Speed Mixed-Signal / Analog IC Layout Engineer (San Jose, CA)As an Analog Layout Engineer, you will be responsible for: Layout of Analog / High Speed transceiver circuit blocks such as ...

SRI International

Analog IC Design Engineer

Princeton, NJ · On-site

$81K - $108K/yr

Experience in analog IC layout to address DRC, LVS, matching, shielding, electromigration, IR drops, and power/ground bouncing issues * Design and tape-out experience of analog and mixed-signal CMOS ...

SRI International

Analog IC Design Engineer

Princeton, NJ · On-site

$81K - $108K/yr

Experience in analog IC layout to address DRC, LVS, matching, shielding, electromigration, IR drops, and power/ground bouncing issues * Design and tape-out experience of analog and mixed-signal CMOS ...

Saige Partners

Analog Layout Engineer

San Jose, CA · On-site

$100 - $110/hr

Senior High-Speed Mixed-Signal / Analog IC Layout Engineer (San Jose, CA) As an Analog Layout Engineer, you will be responsible for: Layout of Analog / High Speed transceiver circuit blocks such as ...

next page

Showing results 1-20

All JobsAnalog Ic Layout Jobs

Analog Ic Layout information

See salary details

$100.5K

$142.4K

$225K

How much do analog ic layout jobs pay per year?

As of Aug 17, 2026, the average yearly pay for analog ic layout in the United States is $142,396.00, according to ZipRecruiter salary data. Most workers in this role earn between $117,500.00 and $139,000.00 per year, depending on experience, location, and employer.

What is analog IC layout?

Analog IC layout is the process of physically designing the circuitry for analog integrated circuits on a semiconductor chip. It involves translating circuit schematics into geometric shapes and patterns that define the placement of transistors, resistors, capacitors, and interconnections. The goal is to optimize performance, minimize noise, and ensure manufacturability while meeting design specifications for analog functions such as amplification, filtering, and signal processing.

What are the key skills and qualifications needed to thrive as an analog IC layout engineer?

To thrive as an Analog IC Layout Engineer, you need a solid background in electronics, semiconductor physics, and integrated circuit design, typically supported by a degree in electrical engineering or a related field. Familiarity with EDA tools like Cadence Virtuoso, DRC/LVS verification systems, and knowledge of layout design rules are essential. Attention to detail, problem-solving abilities, and strong communication skills help you collaborate effectively with design teams and address complex layout challenges. These skills ensure reliable, high-performance chip designs that meet strict industry standards and project requirements.

What are some typical challenges faced by analog IC layout engineers when working on complex projects?

Analog IC Layout engineers often encounter challenges related to managing parasitic effects, tight space constraints, and meeting stringent performance specifications. Coordinating closely with circuit designers to ensure optimal placement and routing while minimizing noise and interference is essential. Additionally, adhering to foundry design rules and ensuring first-pass silicon success can be demanding, requiring attention to detail and effective communication within cross-functional teams. Staying updated with evolving process technologies and EDA tools also plays a crucial role in overcoming these challenges.

What is the difference between Analog Ic Layout vs Digital IC Layout?

AspectAnalog IC LayoutDigital IC Layout
Design FocusContinuous signal processing, precisionBinary signal processing, logic
ComplexityHigh, due to analog component interactionsModerate to high, depending on logic complexity
Tools & TechniquesSpecialized analog layout tools, parasitic extractionStandard digital EDA tools, place & route
Work EnvironmentCleanroom, high precisionCleanroom, logic optimization

Analog IC Layout involves designing circuits that handle continuous signals with high precision, requiring specialized tools and techniques. Digital IC Layout focuses on binary logic circuits, often with more standardized processes. Both roles demand a strong understanding of semiconductor fabrication and layout design, but they differ in complexity and focus areas.

More about Analog Ic Layout jobs

What job categories do people searching Analog Ic Layout jobs look for?

The top searched job categories for Analog Ic Layout jobs are:

Analog Ic Layout jobs near you
Infographic showing various Analog Ic Layout job openings in the United States as of August 2026, with employment types broken down into 1% Internship, 81% Full Time, 13% Part Time, 2% Contract, and 3% Nights. Highlights an 94% Physical, 2% Hybrid, and 4% Remote job distribution, with an average salary of $142,396 per year, or $68.5 per hour.

Analog IC Layout Engineer

Neuralink

South San Francisco, CA • On-site

Full-time

Re-posted 20 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • Bachelor of Science in Computer Engineering or related field
  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation 

Apply