ZipRecruiter

Log In

1

Layout Design Engineer Jobs (NOW HIRING)

Cirrus Logic

Layout Design Engineer

Austin, TX · On-site

The Role In this role, you will work closely with design engineering to complete the layout and verification of high-performance mixed-signal CMOS Integrated Circuits using Cadence Virtuoso XL and ...

IC Enable

IC Layout Design Engineer

Richardson, TX · Hybrid

The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the ...

Apple

Digital Layout Design Engineer

Austin, TX · On-site

... engineering specifications and expectations. -Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. Minimum Qualifications ...

Superbeo

Analog Layout Design Engineer

Santa Clara, CA · On-site

Analog Layout Design Engineer Job location: Santa Clara, CA, 95054 Job Duration: 3 Months, Contract to Hire * Experience with layout of cutting-edge high-performance, high-speed CMOS integrated ...

Apple

Digital Layout Design Engineer

Austin, TX · On-site

... engineering specifications and expectations. -Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. Minimum Qualifications ...

Socket.dev

Digital Layout Design Engineer

Austin, TX · On-site

$140 - $200/hr

Exceed engineering specifications and expectations. * Use advanced CAD tools, mask design knowledge to layout corrections and robust physical design representation of circuits. MINIMUM QUALIFICATIONS ...

Apple

Digital Layout Design Engineer

Austin, TX

$166K - $296K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$166K - $296K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$166K - $296K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

Apple

Digital Layout Design Engineer

Austin, TX

$137K - $250K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

GABLETEK

AMR Layout Design Engineer

Troy, MI · On-site

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

GABLETEK

AMR Layout Design Engineer

Troy, MI · On-site

As an AMR Layout Design Engineer will be responsible for the engineering design and deployment of AMR systems at customer facilities, validating and ensuring the systems as installed are safe and in ...

Apple

Digital Layout Design Engineer

Austin, TX

$166K - $296K/yr

... design team to plan, schedule work and negotiate layout tradeoffs as needed. - Interpretation of LVS, DRC and ERC report to find the fastest way to complete layouts. - Exceed engineering ...

next page

Showing results 1-20

All JobsLayout Design Engineer Jobs

Layout Design Engineer information

See salary details

$45K

$120.8K

$185.5K

How much do layout design engineer jobs pay per year?

As of Aug 10, 2026, the average yearly pay for layout design engineer in the United States is $120,849.00, according to ZipRecruiter salary data. Most workers in this role earn between $90,000.00 and $144,000.00 per year, depending on experience, location, and employer.

What is a layout design engineer?

A Layout Design Engineer is responsible for designing and optimizing the physical layout of integrated circuits (ICs) in semiconductor chips. They work closely with circuit designers to ensure that the layout meets performance, power, and area constraints while adhering to manufacturing and design rules. Their role involves using EDA tools for placement, routing, and verification of chip layouts. They also conduct design rule checks (DRC) and layout versus schematic (LVS) verification to ensure design accuracy.

What are the key skills and qualifications needed to thrive as a layout design engineer?

To thrive as a Layout Design Engineer, you need strong skills in electronic circuit design, physical layout principles, and a background in electrical or electronics engineering, typically supported by a relevant bachelor's degree. Proficiency with EDA tools such as Cadence, Mentor Graphics, or Synopsys, and knowledge of industry standards (e.g., IPC) are essential. Exceptional attention to detail, problem-solving, and effective teamwork and communication skills help set candidates apart. These capabilities ensure precise, manufacturable layouts and smooth collaboration with multidisciplinary teams to meet project goals and deadlines.

What does a layout design engineer do?

A typical day for a Layout Design Engineer involves translating schematic designs into detailed physical layouts using specialized CAD tools, collaborating closely with circuit designers to optimize for performance and manufacturability. You may spend time reviewing design rule checks (DRC), participating in team meetings to discuss project progress or resolve technical challenges, and coordinating with fabrication or test engineers to ensure successful implementation. The role requires both independent focus and frequent teamwork, offering a dynamic mix of technical and collaborative tasks. Depending on the company, you might also be involved in process improvement initiatives or mentoring junior engineers as you gain experience.

More about Layout Design Engineer jobs
What cities are hiring for Layout Design Engineer jobs? Cities with the most Layout Design Engineer job openings:
What states have the most Layout Design Engineer jobs? States with the most job openings for Layout Design Engineer jobs include:
What job categories do people searching Layout Design Engineer jobs look for? The top searched job categories for Layout Design Engineer jobs are:
Layout Design Engineer jobs near you
Infographic showing various Layout Design Engineer job openings in the United States as of August 2026, with employment types broken down into 88% Full Time, 7% Part Time, and 5% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution, with an average salary of $120,849 per year, or $58.1 per hour.

Senior Layout Design Engineer

Xoriant Corporation

San Jose, CA • On-site

Other

Re-posted 12 days ago

Job description

Job Description:

Job Title: "Senior Layout Design Engineer"

Location: San Jose, CA (Onsite, 5 days a week)

Duration: Long Term

Description

Client is looking for a talent that has strong background and hands-on experience on RF/Analog circuit layout design. The candidate will be developing next-generation RF transceivers and mixed-signal circuits for wireless communication systems along with circuit designers.

Requirements

  • Associate and Bachelor's Degree with 10+ years of relevant industry experience in Electrical Engineering, Technical, or related field preferred.
  • Extensive experience in analog/mixed-signal layout design of deep submicron CMOS circuits and recent experience on advance nodes including FinFET technologies.
  • High level of proficiency in interpretation of CALIBRE DRC, ERC, LVS, reports.
  • Extensive experience in analog/RF related circuit layout, including LNA/PA/PLLs and etc.
  • High level of proficiency in CADENCE or MENTOR GRAPHICS layout tools.
  • Good communication skills with design leads as well as engineers for schedule planning.
  • Being able to lead a small group of layout engineers to deliver a successful tapeout.
  • Programming knowledge in SKILL, Perl, and/or Python is a bonus.
  • You re inclusive, adapting your style to the situation and diverse global norms of our people.
  • An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
  • You re collaborative, building relationships, humbly offering support and openly welcoming approaches.
  • Innovative and creative, you proactively explore new ideas and adapt quickly to change.

Apply