Power management circuits * Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers * Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required ...
Power management circuits * Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers * Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required ...
IC Layout Design Engineer
Richardson, TX · Hybrid
The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team ... Remote eligibility available for qualified candidates, up to managements discretion The best fit ...
IC Layout Design Engineer
Richardson, TX · Hybrid
The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team ... Remote eligibility available for qualified candidates, up to managements discretion The best fit ...
Analog IC Layout Engineer
Fremont, CA · On-site
$83K - $139K/yr
Power management circuits * Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers * Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required ...
Analog IC Layout Engineer
Fremont, CA · On-site
$83K - $139K/yr
Power management circuits * Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers * Physical verification of custom IC mask layouts (LVS, DRC, ERC) Required ...
IC Layout Automation Software Engineer
Fremont, CA · On-site
$190K - $220K/yr
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
IC Layout Automation Software Engineer
Fremont, CA · On-site
$190K - $220K/yr
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
Quick apply
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
IC Layout Automation Software Engineer
Fremont, CA · On-site
$190K - $220K/yr
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
IC Layout Automation Software Engineer
Fremont, CA · On-site
$190K - $220K/yr
This role sits at the intersection of software engineering, IC layout, and semiconductor ... Ability to manage ambiguity, prioritize competing requests, and bring structure to evolving ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
IC Layout Designer Technician
Greensboro, NC · On-site
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
IC Layout Designer Technician
Greensboro, NC · On-site
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
IC Layout Designer Technician
Richardson, TX · On-site
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
IC Layout Designer Technician
Richardson, TX · On-site
... IC CAD design files using industry-standard tools, ensuring compliance with design guides, layout ... Ability to manage timelines and expectations, work efficiently, and produce high-quality ...
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
$125K - $185K/yr
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ...
Quick apply
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
$125K - $185K/yr
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ...
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ...
Sr. Photonic IC Layout Engineer
Temecula, CA · On-site
Skorpios is seeking an experienced photonic IC layout engineer to lead the design and layout of ... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ...
Sr. Photonic IC Layout Engineer
$125K - $185K/yr
... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ... At least five (5) years of work experience in photonic IC layout & design * Experience with ...
Sr. Photonic IC Layout Engineer
$125K - $185K/yr
... Manager of Process Engineering. * All tasks related to mask design and layout of photonic ... At least five (5) years of work experience in photonic IC layout & design * Experience with ...
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer
San Jose, CA · On-site +1
$100 - $110/hr
Senior High-Speed Mixed-Signal / Analog IC Layout Engineer Position Summary We are seeking an ... Self-motivated with the ability to work independently while managing multiple priorities. Preferred ...
Senior High Speed Mixed-Signal I/O & Analog Layout Engineer
San Jose, CA · On-site +1
$100 - $110/hr
Senior High-Speed Mixed-Signal / Analog IC Layout Engineer Position Summary We are seeking an ... Self-motivated with the ability to work independently while managing multiple priorities. Preferred ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer
Cedar Rapids, IA · On-site
$114K - $220K/yr
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer
Cedar Rapids, IA · On-site
$114K - $220K/yr
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer
Cedar Rapids, IA · On-site
$114K - $220K/yr
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer
Cedar Rapids, IA · On-site
$114K - $220K/yr
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Sr. Principal IC Layout Designer Posting Start Date: 5/27/26 Job Location(s): Cedar Rapids If you ... of management, and the freedom to make meaningful contributions in a setting that encourages ...
Ic Layout Manager information
See salary details
$30.5K - $43.7K
12% of jobs
$43.7K - $56.9K
13% of jobs
$57.1K is the 25th percentile. Wages below this are outliers.
$56.9K - $70K
13% of jobs
$70K - $83.2K
8% of jobs
The median wage is $87.5K / yr.
$83.2K - $96.4K
15% of jobs
$104.6K is the 75th percentile. Wages above this are outliers.
$96.4K - $109.6K
24% of jobs
$109.6K - $122.8K
3% of jobs
$122.8K - $136K
2% of jobs
$136K - $149.1K
5% of jobs
$149.1K - $162.3K
4% of jobs
$162.3K - $175.5K
1% of jobs
$30.5K
$91.5K
$175.5K
How much do ic layout manager jobs pay per year?

Job description
Team Description:
The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.
Job Description and Responsibilities:
We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:
- Crafting state-of-the-art layouts for mixed-signal and analog circuits
- Amplifiers
- Filters
- Switched capacitor circuits
- Oscillators
- Data converters
- Power management circuits
- Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
- Physical verification of custom IC mask layouts (LVS, DRC, ERC)
Required Qualifications:
- 2+ years of experience in analog and mixed-signal IC layout design
- 1+ year experience with FinFET technologies
- Ability to identify the best approach to solving problems
Preferred Qualifications:
- Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
- Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
- Understanding on failure-prone circuit and layout structures
- Experience with analog DFM standards
- Experience with layout P-cell design and implementation
- Experience with layout automationÂ
About NEURALINK
Sourced by ZipRecruiter
Industry
Biotechnology research and development
Company size
201 - 500 Employees
Headquarters location
San Francisco, CA, US
Year founded
2016