ZipRecruiter

Log In

1

Ic Layout Manager Jobs in California (NOW HIRING)

Cisco

IC Package Layout Team Leader

San Jose, CA

$210K - $305K/yr

Partner with the global Package Layout Manager and other regional leaders to align methodologies, tools, best practices, and engineering standards across sites. Contribute to hiring, onboarding ...

SpaceX

RFIC Layout Designer (RFIC Engineering)

Irvine, CA · On-site

$120K - $170K/yr

You will be an integral part of the IC design team and lead the discipline of layout at the ... Experience managing revision control systems * Experience with circuit design * Understanding of ...

Cisco

IC Package Layout Team Leader

San Jose, CA · On-site

$210K - $305K/yr

... Manager and other regional leaders to align methodologies, tools, best practices, and engineering standards across sites. • Contribute to hiring, onboarding, mentoring, and development of layout ...

SpaceX

RFIC Layout Designer (RFIC Engineering)

Irvine, CA · On-site

$120K - $170K/yr

You will be an integral part of the IC design team and lead the discipline of layout at the ... Experience managing revision control systems * Experience with circuit design * Understanding of ...

next page

Showing results 1-20

All JobsIc Layout JobsIc Layout Manager JobsIc Layout Manager Jobs in California

Ic Layout Manager information

What are the most commonly searched types of Ic Layout jobs in California? The most popular types of Ic Layout jobs in California are:
What are popular job titles related to Ic Layout Manager jobs in California? For Ic Layout Manager jobs in California, the most frequently searched job titles are:
What job categories do people searching Ic Layout Manager jobs in California look for? The top searched job categories for Ic Layout Manager jobs in California are:
What cities in California are hiring for Ic Layout Manager jobs? Cities in California with the most Ic Layout Manager job openings:
Ic Layout Manager jobs near you
Infographic showing various Ic Layout Manager job openings in California as of July 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution.

Analog IC Layout Engineer

Neuralink

South San Francisco, CA • On-site

Other

Re-posted 5 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation 

Apply