ZipRecruiter

Log In

1

Ic Layout Design Jobs in California (NOW HIRING)

MACOM Technology Solutions Holdings

$60K - $96K/yr

Lead full-custom IC layout design and verification, including chip floor planning, analog IP layout and chip level layout integration of various analog, mixed signal and ASIC blocks * Full ...

next page

Showing results 1-20

All JobsIc Layout Design JobsIc Layout Design Jobs in California

Ic Layout Design information

See California salary details

$9

$40

$99

How much do ic layout design jobs pay per hour?

As of Aug 11, 2026, the average hourly pay for ic layout design in California is $40.76, according to ZipRecruiter salary data. Most workers in this role earn between $17.31 and $57.64 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an IC layout designer, and why are they important?

To thrive as an IC Layout Designer, you need a solid background in electronics or electrical engineering, with expertise in semiconductor device physics and circuit design principles. Familiarity with EDA tools such as Cadence Virtuoso, Mentor Graphics, and knowledge of industry standards like DRC/LVS are typically required. Attention to detail, problem-solving skills, and effective communication are crucial soft skills for collaborating with design and verification teams. These abilities are essential to ensure high-quality, manufacturable layouts that meet performance and reliability requirements in the competitive semiconductor industry.

What is IC layout design?

IC Layout Design refers to the process of creating the physical layout of integrated circuits (ICs) on a semiconductor chip. It involves translating circuit schematics into geometric patterns that define the placement of transistors, interconnections, and other components on silicon. IC layout designers use specialized software tools to ensure that the design meets electrical, timing, and manufacturing requirements. This step is critical in the semiconductor manufacturing process, as it directly impacts the performance, size, and yield of the final IC.

What is the difference between Ic Layout Design vs IC Design Engineer?

AspectIC Layout DesignIC Design Engineer
Primary FocusCreating physical layouts of integrated circuitsDesigning circuit schematics and functional architecture
Skills RequiredCAD tools, layout optimization, fabrication process knowledgeCircuit theory, HDL coding, simulation
Work EnvironmentEDA tools, cleanroom facilities, collaboration with fabrication teamsDesign teams, simulation labs, software environments
CertificationsTypically none required, but certifications in CAD tools are beneficialEE degree, possibly certifications in digital design or verification

IC Layout Design focuses on physically implementing circuit designs on silicon, while IC Design Engineer involves creating the circuit architecture and logic. Both roles are essential in chip development, often working closely but with distinct skill sets and responsibilities.

What are some common challenges IC layout design engineers face when collaborating with circuit designers?

IC Layout Design engineers often work closely with circuit designers to translate schematic designs into physical layouts, which can present challenges such as resolving design-rule violations, managing tight space constraints, and ensuring signal integrity. Effective communication is essential to address trade-offs between performance, area, and manufacturability. Timely feedback loops and a collaborative approach help ensure that both the layout and schematic meet project specifications and timelines.
What are popular job titles related to Ic Layout Design jobs in California? For Ic Layout Design jobs in California, the most frequently searched job titles are:
What job categories do people searching Ic Layout Design jobs in California look for? The top searched job categories for Ic Layout Design jobs in California are:
What cities in California are hiring for Ic Layout Design jobs? Cities in California with the most Ic Layout Design job openings:
Ic Layout Design jobs near you
Infographic showing various Ic Layout Design job openings in California as of August 2026, with employment types broken down into 95% Full Time, and 5% Contract. Highlights an 100% In-person job distribution, with an average salary of $84,781 per year, or $40.8 per hour.

Analog IC Layout Engineer

Neuralink

South San Francisco, CA • On-site

Full-time

Re-posted 13 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation 

Apply