1

Analog Layout Engineer Jobs in California (NOW HIRING)

Analog Layout Engineer

San Jose, CA · On-site

$236K/yr

Analog Layout Engineer (592074) Location: San Jose, CA (Onsite) Duration: Long Term Contract Description As an Analog Layout Engineer, you will be responsible for: • Layout of Analog / High Speed ...

Analog Layout Engineer

San Jose, CA · On-site

$110K - $300K/yr

The Analog Layout Engineer will be responsible for designing and implementing analog and mixed-signal layout designs for integrated circuits. This role requires a strong understanding of analog ...

Analog Layout Engineer

San Francisco, CA · On-site

$238K/yr

Job Title: Analog Layout Engineer Location: San Francisco, CA (Bay Area) * Exp : Minimum 8 years and above * Skill : 2nm, 3nm and 5nm process and high speed layout (MUST) * Blocks : LDO ,ADC and ...

Analog Layout Engineer

San Francisco, CA · On-site

$238K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

Analog Layout Engineer

Santa Clara, CA · On-site

$237K/yr

Bachelor's degree in Electrical Engineering, Electronics, or a related field. * 6+ years of hands-on experience in analog and/or RF layout design (8+ years preferred). * Proven experience with analog ...

next page

Showing results 1-20

Analog Layout Engineer information

See California salary details

$76K

$183.8K

$200.3K

How much do analog layout engineer jobs pay per year?

As of Sep 6, 2026, the average yearly pay for analog layout engineer in California is $183,800.00, according to ZipRecruiter salary data. Most workers in this role earn between $199,400.00 and $199,400.00 per year, depending on experience, location, and employer.

What is an analog layout engineer?

Analog Layout Engineers are specialized professionals who design the physical layout of analog and mixed-signal integrated circuits (ICs). They translate circuit schematics into detailed geometric representations that can be manufactured on silicon wafers. Their work includes placement and routing of transistors, resistors, capacitors, and interconnects, ensuring optimal performance, area, and reliability. They collaborate closely with circuit designers to meet electrical and physical requirements, and use electronic design automation (EDA) tools to create and verify layouts.

What are some common challenges analog layout engineers face when collaborating with circuit designers?

Analog Layout Engineers often work closely with circuit designers to translate schematics into physical layouts, which can present challenges such as resolving conflicting design requirements or optimizing for both performance and manufacturability. Miscommunications can occur regarding layout constraints, parasitic effects, or changes in design specifications. Successful collaboration requires clear communication, proactive problem-solving, and regular design reviews to ensure that the final layout meets all electrical, physical, and timing requirements.

What are the key skills and qualifications needed to thrive as an analog layout engineer, and why are they important?

To thrive as an Analog Layout Engineer, you need strong knowledge of semiconductor physics, circuit design principles, and experience with analog/mixed-signal layout, typically supported by a degree in electrical engineering or a related field. Proficiency with EDA tools such as Cadence Virtuoso, DRC/LVS verification tools, and familiarity with IC fabrication processes are crucial. Attention to detail, problem-solving, and effective communication are important soft skills for collaborating with design teams and ensuring design accuracy. These skills and qualities are essential for creating high-performance, manufacturable integrated circuits that meet stringent specifications and timelines.

What is the difference between Analog Layout Engineer vs Digital IC Layout Engineer?

AspectAnalog Layout EngineerDigital IC Layout Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, specialized in analog designBachelor's or Master's in Electrical Engineering, focused on digital design
Work EnvironmentDesigning analog circuits, working closely with circuit designersImplementing digital logic layouts, collaborating with digital design teams
Industry UsageSemiconductor companies, ASIC/FPGA designSemiconductor companies, ASIC/FPGA design
Common Search/ComparisonAnalog Layout Engineer vs Digital IC Layout Engineer

Both roles involve IC layout design within the semiconductor industry, but Analog Layout Engineers focus on analog circuits requiring precise analog signal handling, while Digital IC Layout Engineers work on digital logic circuits. The skills, tools, and design considerations differ, making each role specialized within the chip design process.

What are the most commonly searched types of Analog Layout Engineer jobs in California?

The most popular types of Analog Layout Engineer jobs in California are:

What job categories do people searching Analog Layout Engineer jobs in California look for?

The top searched job categories for Analog Layout Engineer jobs in California are:

What cities in California are hiring for Analog Layout Engineer jobs?

Cities in California with the most Analog Layout Engineer job openings:

Infographic showing various Analog Layout Engineer job openings in California as of August 2026, with employment types broken down into 75% Full Time, 7% Part Time, and 18% Contract. Highlights an 97% In-person, and 3% Remote job distribution, with an average salary of $183,800 per year, or $88.4 per hour.

Analog Layout Engineer

Xoriant Corporation

San Jose, CA • On-site

$236K/yr

Other

Re-posted 6 days ago


Job description

Job Title: Analog Layout Engineer (592074)

Location: San Jose, CA (Onsite)

Duration: Long Term Contract

Description

As an Analog Layout Engineer, you will be responsible for:

• Layout of Analog / High Speed transceiver circuit blocks such as amplifiers, drivers, ADC, DAC, LDO, PLL, filters, etc. in a timely manner.

• Layout of sensitive active / passive components including resistors, capacitors and inductors.

• Design verification including DRC, LVS, ERC and ANT and extraction.

• Block level floor planning with design engineers.

• Review and update layout for quality including signal integrity, power integrity and parasitic.

Requirements

Associate degree or above with formal training in custom analog layout; BSEE or above preferred The ideal candidate will have the following qualifications:

• 5+ years analog layout experience in deep sub-micron and FinFET processes.

• Experience in floor planning and layout of analog blocks such as amplifiers, drivers, ADC, DAC, LDO, PLL, filters, etc.

• Solid knowledge in device structures.

• Understand tradeoffs in matching, coupling, parasitic effects, area, etc.

• Understand causes and preventions of ESD and latch-up.

• Proficient in interpreting verification DRC, LVS, ERC, ANT results.

• Working knowledge of Cadence Virtuoso and Mentor Calibre required.

• Team player with excellent communication skills.