ZipRecruiter

Log In

2

Remote Asic Soc Design Engineer Jobs in California

Cornelis Networks

PCIe ASIC Design Engineer

San Jose, CA · On-site +1

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

... in ASIC/SoC design with a focus on PCIe controller integration. * Proven experience in silicon ... This is a remote position for employees residing within the United States. We offer a competitive ...

MatX

ASIC/SOC CAD Engineer

Mountain View, CA · On-site +1

$175K - $362K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

The ASIC/SOC Physically Design CAD Engineer will be responsible for creating and maintaining our CA ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

MatX

ASIC/SOC Silicon Physical Design Engineer

Mountain View, CA · On-site +1

$175K - $362K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

... Engineering or equivalent * Minimum 8 years of industry experience in ASIC Physical Design * Great ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

Tensordyne

Mid Level ASIC Design Engineer

Sunnyvale, CA · On-site +1

  • Medical

  • Life

This ASIC's design closely couples novel computational accelerator units with 3rd-party SoC IP ... S. preferred) degree in Electrical or Computer engineering. Tensordyne's culture was built on the ...

Meta

ASIC Engineer, Design Verification

Sunnyvale, CA · On-site +1

$114K/yr

Define and implement block, IP, and SoC-level verification plans to enable comprehensive functional coverage across design hierarchies * Develop and maintain UVM-based testbenches and functional test ...

Tensordyne

Sr. ASIC Verification Engineer

Sunnyvale, CA · On-site +1

  • Medical

  • Dental

  • Vision

  • Life

  • PTO

This ASIC's design closely couples novel computational accelerator units with 3rd-party SoC IP ... Mentor and technically guide verification engineers helping them through test planning and ...

Tensordyne

Principal ASIC Architect

Sunnyvale, CA · On-site +1

Headquartered in Sunnyvale, CA, and Munich, Germany, with remote team members across North America ... design engineers, ASIC design verification teams, SOC physical design teams, interdisciplinary ...

next page

Showing results 1-20

All JobsAsic Soc Design Engineer JobsRemote Asic Soc Design Engineer JobsRemote Asic Soc Design Engineer Jobs in California

Remote Asic Soc Design Engineer information

What are popular job titles related to Remote Asic Soc Design Engineer jobs in California?

For Remote Asic Soc Design Engineer jobs in California, the most frequently searched job titles are:

What job categories do people searching Remote Asic Soc Design Engineer jobs in California look for?

The top searched job categories for Remote Asic Soc Design Engineer jobs in California are:

What cities in California are hiring for Remote Asic Soc Design Engineer jobs?

Cities in California with the most Remote Asic Soc Design Engineer job openings:

Remote Asic Soc Design Engineer jobs near you

Physical Design Engineer

Central Business Solutions

San Jose, CA • On-site, Remote

$159K - $164K/yr

Full-time

Re-posted 22 days ago

Job description

Title: Physical Design Engineer
Location: 100% Remote
Duration: Long Term Contract role
Responsibilities
  • Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes.
  • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
  • Deliver physical design of an end-to-end IP or integration of ASIC/SoC design

Minimum Qualifications:
  • Bachelor's degree in Electrical Engineering, with 5 years of relevant physical design experience
  • Strong understanding in the RTL2GDSII flow and design tapeouts in 16nm/14nm or below process technologies
  • Experience with low power implementation, power gating, multiple voltage rails, strong UPF/CPF knowledge.
  • Experience working with most EDA tools like DC/Genus, ICC2/Innovus, Primetime, Redhawk/Voltus, Calibre.

Preferred Qualification:
  • Experience in running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs
  • Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
  • Experience in Block-level and Full-chip floor-planning, power grid planning
  • Experience with custom or regular clock tree synthesis implementation at block level or top level, and clock power reduction techniques.
  • Experience with Python, TCL, Perl programming.

Apply