ZipRecruiter

Log In

2

Entry Level Rtl Design Jobs in California (NOW HIRING)

Ayar Labs

Engineer, ASIC Design Verification

San Jose, CA · On-site

$130K - $150K/yr

We are seeking an Entry-Level Digital Verification Engineer to join our hardware engineering team ... Support verification of RTL designs for ASIC, FPGA, or SoC projects. * Document verification ...

New

All JobsRtl Design JobsEntry Level Rtl Design JobsEntry Level Rtl Design Jobs in California

Entry Level Rtl Design information

What are the key skills and qualifications needed to thrive as an Entry Level RTL Design Engineer, and why are they important?

To thrive as an Entry Level RTL Design Engineer, you need a solid understanding of digital logic design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, typically backed by a degree in electrical or computer engineering. Familiarity with simulation tools (such as ModelSim or Synopsys VCS), version control systems, and basic ASIC/FPGA design flows is commonly required. Strong analytical thinking, attention to detail, and effective teamwork skills set high performers apart in this role. These competencies ensure accurate, efficient hardware designs and smooth collaboration within complex engineering projects.

What are typical challenges faced by entry-level RTL design engineers, and how can they overcome them?

Entry-level RTL design engineers often encounter challenges such as understanding complex hardware description languages, managing tight project deadlines, and ensuring their designs meet both functional and timing requirements. Adapting to industry-standard tools and workflows can also be a learning curve. To overcome these challenges, new engineers should seek mentorship from experienced team members, actively participate in code reviews, and utilize available training resources. Regular collaboration with verification, synthesis, and physical design teams can also help deepen their understanding and improve design quality.

What is the difference between Entry Level Rtl Design vs Entry Level Digital IC Design?

AspectEntry Level Rtl DesignEntry Level Digital IC Design
Required SkillsVerilog/VHDL, RTL coding, basic digital logicVerilog/VHDL, digital logic, simulation, synthesis
Work EnvironmentDesign teams, semiconductor companies, EDA toolsSemiconductor industry, chip design firms, EDA tools
CertificationsNone mandatory, but VLSI or digital design courses helpfulSimilar certifications, focus on digital design fundamentals

Entry Level Rtl Design and Entry Level Digital IC Design roles share core skills like Verilog/VHDL and digital logic. While RTL Design focuses on writing register-transfer level code for hardware description, Digital IC Design encompasses broader tasks including simulation and synthesis of digital circuits. Both roles are common in semiconductor companies and require similar foundational knowledge, making them closely related entry-level positions in the digital hardware industry.

What are Entry Level RTL Design jobs?

Entry Level RTL (Register Transfer Level) Design jobs involve creating hardware designs using hardware description languages such as Verilog or VHDL. These roles are typically suited for recent graduates or those new to the semiconductor industry who assist in developing, simulating, and verifying digital circuits for chips and systems. The work usually includes collaborating with senior engineers, implementing design specifications, and debugging hardware. This is a foundational position that helps build expertise in digital logic design and contributes to the development of ASICs or FPGAs.
What are the most commonly searched types of Rtl Design jobs in California? The most popular types of Rtl Design jobs in California are:
What are popular job titles related to Entry Level Rtl Design jobs in California? For Entry Level Rtl Design jobs in California, the most frequently searched job titles are:
What job categories do people searching Entry Level Rtl Design jobs in California look for? The top searched job categories for Entry Level Rtl Design jobs in California are:
What cities in California are hiring for Entry Level Rtl Design jobs? Cities in California with the most Entry Level Rtl Design job openings:
Entry Level Rtl Design jobs near you
Infographic showing various Entry Level Rtl Design job openings in California as of July 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution.
Engineer, ASIC Design Verification

Engineer, ASIC Design Verification

Ayar Labs

San Jose, CA • On-site

$130K - $150K/yr

Full-time

This job post has expired 1 day ago. Applications are no longer accepted.

Job description

Engineer, ASIC Design Verification
Location: San Jose (on-site)
Ayar Labs is shattering AI data bottlenecks by moving data at the speed of light. As pioneers of co-packaged optics (CPO), we are using light instead of electricity to move data faster, further, and with a fraction of the energy needed to fuel the explosive growth of AI models.
Backed by industry giants like NVIDIA, AMD and Intel and manufactured in partnership with the world's leading semiconductor ecosystem, Ayar Labs' co-packaged optics solution is key to unleashing next-generation AI scale-up architectures.
We are seeking an Entry-Level Digital Verification Engineer to join our hardware engineering team. In this role, you will help verify digital designs used in semiconductor, FPGA, ASIC, or SoC products. You will work closely with design engineers, verification engineers, and system architects to ensure that digital circuits meet functional, performance, and quality requirements before production.
This is an excellent opportunity for a recent graduate or early-career engineer interested in digital logic, computer architecture, hardware verification, and semiconductor development.
Key Responsibilities
  • Develop and execute verification test plans for digital blocks, subsystems, or SoC-level designs.
  • Create and maintain testbenches using SystemVerilog, UVM, Verilog, or related verification methodologies.
  • Write directed and constrained-random tests to validate design functionality.
  • Debug simulation failures and work with design engineers to identify root causes.
  • Develop functional coverage models and track verification progress.
  • Run regressions and analyze simulation results.
  • Support verification of RTL designs for ASIC, FPGA, or SoC projects.
  • Document verification results, issues, and test procedures.
  • Participate in design and verification reviews.
  • Learn and apply industry-standard verification tools and methodologies.

Required Qualifications
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Basic understanding of digital logic design concepts, including finite state machines, pipelines, registers, memory, and timing.
  • Familiarity with Verilog, SystemVerilog, or VHDL.
  • Exposure to simulation and debugging tools.
  • Basic programming or scripting experience in Python, Perl, Tcl, C/C++, or similar languages.
  • Strong analytical and problem-solving skills.
  • Ability to work in a collaborative engineering environment.
  • Good written and verbal communication skills.

Preferred Qualifications
  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.
  • Academic or internship experience with ASIC, FPGA, or SoC verification.
  • Familiarity with UVM or object-oriented programming concepts.
  • Experience using EDA tools from Synopsys, Cadence, Siemens EDA, or similar vendors.
  • Understanding of computer architecture, bus protocols, or embedded systems.
  • Knowledge of coverage-driven verification.
  • Experience with version control tools such as Git.
  • Familiarity with Linux-based development environments.
  • Skills and Competencies
  • Strong attention to detail.Curiosity and willingness to learn complex technical concepts.
  • Ability to debug technical issues methodically.
  • Comfortable reading RTL code and technical specifications.
  • Ability to manage tasks and communicate progress clearly.
  • Interest in semiconductor design, hardware systems, and verification methodology.

What You Will Gain
  • Hands-on experience with digital verification methodologies.
  • Exposure to ASIC, FPGA, or SoC development flows.
  • Mentorship from experienced design and verification engineers.
  • Opportunity to work on real-world hardware products.
  • Career growth path toward verification engineering, design engineering, SoC architecture, or validation engineering roles.

Salary Range: $130,000 - $150,000
NOTE TO RECRUITERS:
Principals only. We are not accepting resumes from recruiters for this position. Remuneration for recruiting activities is only applicable subject to a signed and executed agreement between the parties. Please don't send candidates to Ayar Labs, and do not contact our managers.
Ayar Labs is an Equal Opportunity Employer and is strongly committed to all policies which will afford equal opportunity employment to all qualified persons without regard to age, sex, national origin, race, color, ethnicity, creed, religion, gender identity, sexual orientation, disability, veteran status, or any other characteristic protected by law. It is the policy of Ayar Labs to provide reasonable accommodation when requested by a qualified applicant or employee with a disability, unless such accommodation would cause an undue hardship. Veterans are more than welcome and encouraged to apply.

Apply