ZipRecruiter

Log In

1

Contract Asic Design Engineer Jobs in California

Fusion408

Principal ASIC Design Engineer

Carlsbad, CA · On-site

Principal ASIC Design Engineer Description: Expertise in at least 3 of the following: communication system design, RF radio design, digital ASIC design, applications platforms, and semiconductor ...

Nvidia

Senior ASIC Design Engineer

Santa Clara, CA · Hybrid

We are now looking for a Senior ASIC Design Engineer to join our System ASIC team! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 fueled the growth of ...

Qualcomm

ASIC Design Engineer

Santa Clara, CA · On-site

$126K - $190K/yr

OR Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related ...

Nvidia

Senior ASIC Design Engineer

Santa Clara, CA · Hybrid

NVIDIA is seeking ASIC Design Engineers to implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted, technology-focused company ...

Nvidia

Senior ASIC Design Engineer

Santa Clara, CA · On-site +1

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a multifaceted ...

Nvidia

Senior ASIC Design Engineer

Santa Clara, CA

NVIDIA is seeking best-in-class ASIC Design Engineers to design and implement the world's leading SoC's and GPU's. This position offers the opportunity to have real impact in a dynamic, technology ...

next page

Showing results 1-20

All JobsContract Asic Design Engineer JobsContract Asic Design Engineer Jobs in California

Contract Asic Design Engineer information

What is the salary of ASIC design engineer?

The salary of an ASIC design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Senior engineers with specialized skills in hardware description languages and verification tools may earn higher compensation. Entry-level positions generally start at the lower end of this range.

How much does an ASIC design engineer make?

An ASIC design engineer's salary typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Senior engineers with specialized skills in hardware description languages and verification tools can earn higher compensation, often exceeding $180,000.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growing need for custom hardware solutions in industries like telecommunications, consumer electronics, and data centers. Skills in hardware description languages such as VHDL or Verilog, along with experience in FPGA prototyping and verification, enhance job prospects in this field.

What engineer makes $500,000 a year?

A contract ASIC design engineer can earn $500,000 or more annually, especially with extensive experience, specialized skills in hardware description languages, and working in high-demand industries like semiconductor or tech companies. Such roles often require advanced knowledge of chip design, verification, and tools like VHDL or Verilog, and may involve contract or consulting arrangements with high compensation packages.

What is the difference between Contract Asic Design Engineer vs Contract FPGA Design Engineer?

AspectContract Asic Design EngineerContract FPGA Design Engineer
Required CredentialsBachelor's/Master's in Electrical Engineering or Computer Engineering, FPGA/ASIC design experienceBachelor's/Master's in Electrical Engineering or Computer Engineering, FPGA/ASIC design experience
Work EnvironmentSemiconductor companies, chip design firms, contract roles in hardware developmentSemiconductor companies, FPGA development firms, contract roles in hardware prototyping
Industry UsageUsed in chip manufacturing, integrated circuit design, hardware developmentUsed in prototyping, hardware acceleration, FPGA-based solutions

The main difference between a Contract Asic Design Engineer and a Contract FPGA Design Engineer lies in their focus areas. Asic engineers work on designing custom chips for mass production, while FPGA engineers develop flexible hardware solutions using programmable logic devices. Both roles require similar educational backgrounds and often overlap in industry applications, but their end goals and tools differ.

What are the most commonly searched types of Asic Design Engineer jobs in California? The most popular types of Asic Design Engineer jobs in California are:
What are popular job titles related to Contract Asic Design Engineer jobs in California? For Contract Asic Design Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Contract Asic Design Engineer jobs in California look for? The top searched job categories for Contract Asic Design Engineer jobs in California are:
What cities in California are hiring for Contract Asic Design Engineer jobs? Cities in California with the most Contract Asic Design Engineer job openings:
Contract Asic Design Engineer jobs near you

Principal ASIC Design Engineer

Fusion408

Carlsbad, CA

Other

Re-posted 5 days ago

Job description

Principal ASIC Design Engineer Description: Expertise in at least 3 of the following: communication system design, RF radio design, digital ASIC design, applications platforms, and semiconductor device modeling. Requirements: Principal Engineer will be responsible for design and development from multiple ASIC blocks to a complete Core/Chip in communications/digital signal processing (DSP) IC products. These include building blocks/Cores for communication functions.

The responsibility includes working with system engineering or product marketing department to close design specifications, define block/core/chip architectures, carry out and verify the design. Need to Have: Communications/DSP algorithm and efficient implementations. System-on-the-chip architectures Knowledge and hand-on experience from industry ASIC design flow including RTL coding, debugging/verification, synthesizing and supporting timing closure.

Design experience in Communications/DSP building blocks and/or SOC functional modules. Experience with design tools such as NCSIM (and/or VCS), Cadence RC or Synopsys DC compiler, Experience with multiple IC tape-out in industry. Experience in chip bring up and performance measurement for IC and systems in laboratory to characterize and debug building blocks MS in EE with 12 years of experience or Ph.D

in EE with 10 years of experience.

Apply