VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Quick apply
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Design Verification Engineer
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Design Verification Engineer
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Design Verification Engineer
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Design Verification Engineer
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Principal Verification Engineer
San Jose, CA · On-site
$150 - $190/hr
Principal Verification Engineer San Jose Avecas Technologies Design Verification 12+ yrs Full-time ... Required Skills Domain Location San Jose Type Full-time Posted Delivering VLSI excellence from five ...
Principal Verification Engineer
San Jose, CA · On-site
$150 - $190/hr
Principal Verification Engineer San Jose Avecas Technologies Design Verification 12+ yrs Full-time ... Required Skills Domain Location San Jose Type Full-time Posted Delivering VLSI excellence from five ...
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
PHY Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
PHY Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
Wireless Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
Wireless Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
PHY Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
PHY Design Verification Engineer
San Francisco, CA · On-site
$160K - $195K/yr
... VLSI/RTL design and integration, Design Verification, Emulation, Test and Validation, and FW/SW engineering. Description In this highly visible role, you will be at the center of a silicon design ...
Vlsi Verification Engineer information
See California salary details
$79K - $90K
1% of jobs
$90K - $101.1K
1% of jobs
$101.1K - $112.2K
1% of jobs
$112.2K - $123.3K
1% of jobs
$129.8K is the 25th percentile. Wages below this are outliers.
$123.3K - $134.4K
35% of jobs
The median wage is $136.5K / yr.
$134.4K - $145.4K
54% of jobs
$145.4K - $156.5K
1% of jobs
$156.5K - $167.6K
1% of jobs
$167.6K - $178.7K
2% of jobs
$178.7K - $189.8K
1% of jobs
$189.8K - $200.8K
1% of jobs
$79K
$140.8K
$200.8K
How much do vlsi verification engineer jobs pay per year?
What is a VLSI verification engineer?
A VLSI Verification Engineer is responsible for ensuring the functionality and correctness of complex semiconductor designs before fabrication. They develop and execute test plans using verification methodologies like UVM, SystemVerilog, or formal verification techniques. Their role includes writing testbenches, running simulations, debugging design issues, and collaborating with design teams to meet specifications. Verification engineers play a crucial role in reducing errors, improving design efficiency, and ensuring the final silicon meets performance and reliability standards.
What are the typical daily responsibilities of a VLSI verification engineer?
A VLSI Verification Engineer's daily responsibilities generally include developing testbenches, writing and executing test cases using hardware description languages, and analyzing simulation results to identify and resolve design issues. They collaborate closely with design engineers and software teams to review specifications and ensure comprehensive coverage of verification requirements. In addition, they often document verification plans, participate in code reviews, and contribute to the continuous improvement of verification methodologies. This blend of hands-on technical work and collaborative problem-solving provides variety and drives the quality and functionality of semiconductor products.
What are the key skills and qualifications needed to thrive in the VLSI verification engineer position?
A VLSI Verification Engineer should possess a solid understanding of digital and analog circuit design, hardware description languages (such as Verilog or VHDL), and strong analytical skills, typically supported by a degree in electrical or electronics engineering. Familiarity with industry-standard verification tools like UVM, SystemVerilog, and simulators, as well as relevant certifications (e.g., in VLSI design), is highly valuable. Excellent problem-solving abilities, attention to detail, and effective communication skills help engineers work efficiently within multidisciplinary teams. These competencies are critical for identifying design flaws early, ensuring chip functionality, and delivering reliable semiconductor products to market.
Are Vlsi Verification engineers in demand?
What does a VLSI verification engineer do?
What are the most commonly searched types of Vlsi Verification Engineer jobs in California?
The most popular types of Vlsi Verification Engineer jobs in California are:
What are popular job titles related to Vlsi Verification Engineer jobs in California?
For Vlsi Verification Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Vlsi Verification Engineer jobs in California look for?
The top searched job categories for Vlsi Verification Engineer jobs in California are:

$159K/yr
Contractor
Re-posted 29 days ago
Job description
EROS Technologies was founded with a simple motive of offering the clients exactly what they want, how they want and when they want it. By leveraging for its clients its technological edge and right-sourcing advantage, EROS in a short period of time has grown to become one of the most trusted strategic technology partners. Treating every client as the top priority, we customize our solutions and services to align with the unique needs of each client.
Job Title: VLSI Verification Engineer
Location: Santa Clara, CA
Duration 6 Month Contract
Job description:
Verification engineers - OVM/UVM is Mandatory
CPU subsystem/DDR/Modem verification
All your information will be kept confidential according to EEO guidelines.
About Eros Technologies
Sourced by ZipRecruiter
We create a culture that inspires us to work smart, together. Experience Eros is dedicated to delivering services to all our Fortune 100 to Fortune 500, SME, and Enterprise customers in the USA, Canada, and India. Eros Technologies is a leading Global Consulting and IT services company, offering a wider variety of solutions customized to the needs of demanding industries and diversified business environments. We help clients move forward in every part of their businesses, from strategic planning to day-to-day operations by enhancing our consulting and outsourcing expertise with alliances and other capabilities. Eros can mobilize the right people, skills, and technologies to help its clients improve their performances. We create Solutions with the aim of increasing your organization’s efficiency, productivity, and profits.
Industry
Human resources consulting services
Company size
1,001 - 5,000 Employees
Headquarters location
Lewes, DE, US
Year founded
2015