ZipRecruiter

Log In

1

Uvm Verification Jobs in California (NOW HIRING)

Saransh Inc

FPGA Verification Engineer

Mountain View, CA · On-site

$153K - $197K/yr

Proficiency in System Verilog and UVM verification methodology * Experience in FPGA verification Key Responsibilities: * Develop and execute comprehensive verification plans for FPGA designs.

Embtel Inc

Design Verification Engineer (Remote)

Sunnyvale, CA · On-site

$159K - $194K/yr

Design Verification Engineer Locations : Sunnyvale, CA (Remote) No. of positions: 09 Duration: 6+ ... Building a test bench for a block using System Verilog and UVM Writing random tests, directed tests ...

Epitec

Design Verification Engineer III

Sunnyvale, CA · On-site

$159K - $194K/yr

Design Verification Engineer III Contract Duration: 6 months, possible extension Location ... Build and maintain SystemVerilog/UVM testbenches; write directed and constrained-random tests.

Altera

Senior Debug Verification Engineer

San Jose, CA · On-site

$149K - $215K/yr

Create testcase and testbench with UVM methodology * Fullchip/system functional verification, by defining verification strategies/methodologyand test plan to enable effective verification

Nvidia

System Verification Engineer

Santa Clara, CA · On-site

$159K/yr

Experience with UVM verification environments and scripting with Perl, Python and C/C++ is essential. * Be familiar with hierarchical design approach, top-down design, SoC and system level ...

next page

Showing results 1-20

All JobsUvm Verification JobsUvm Verification Jobs in California

Uvm Verification information

See California salary details

$79K

$140.8K

$200.8K

How much do uvm verification jobs pay per year?

As of Aug 12, 2026, the average yearly pay for uvm verification in California is $140,752.00, according to ZipRecruiter salary data. Most workers in this role earn between $134,200.00 and $134,200.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive in the UVM Verification position, and why are they important?

To thrive as a UVM Verification engineer, you need a solid background in digital design fundamentals, SystemVerilog, and deep expertise in the Universal Verification Methodology (UVM), often backed by a degree in Electrical or Computer Engineering. Familiarity with simulation tools such as Mentor Questa or Synopsys VCS, as well as version control systems and UVM-specific certifications, is highly valuable. Strong analytical abilities, attention to detail, teamwork, and effective communication are important soft skills in this field. These competencies ensure robust, efficient verification of complex hardware designs, leading to higher product quality and successful project outcomes.

What are the typical day-to-day responsibilities of a UVM Verification engineer?

As a UVM Verification engineer, your day-to-day tasks generally include developing test benches, writing and executing test cases, analyzing simulation results, and debugging issues using UVM methodologies. You'll collaborate closely with design engineers to understand specifications and verify that the hardware operates as intended, and you may also contribute to code reviews and continuous integration processes. In addition to technical development, regular meetings for planning, status updates, and issue resolution are common. This role offers opportunities to mentor junior team members and stay up to date with the latest verification techniques and tools, fostering both team and personal growth.

What is a UVM Verification?

A UVM Verification job involves verifying the functionality of digital hardware designs using the Universal Verification Methodology (UVM). Engineers in this role create testbenches, write SystemVerilog code, and develop constrained-random and directed tests to validate chip designs. They work closely with design teams to find and debug issues before fabrication, ensuring high-quality and reliable silicon. UVM verification is essential in industries like semiconductors, automotive, and communications to meet performance and reliability standards.

What are the most commonly searched types of Uvm Verification jobs in California? The most popular types of Uvm Verification jobs in California are:
What are popular job titles related to Uvm Verification jobs in California? For Uvm Verification jobs in California, the most frequently searched job titles are:
What job categories do people searching Uvm Verification jobs in California look for? The top searched job categories for Uvm Verification jobs in California are:
What cities in California are hiring for Uvm Verification jobs? Cities in California with the most Uvm Verification job openings:
Uvm Verification jobs near you
Infographic showing various Uvm Verification job openings in California as of August 2026, with employment types broken down into 1% As Needed, 78% Full Time, 15% Part Time, 2% Temporary, 3% Contract, and 1% Nights. Highlights an 89% Physical, 3% Hybrid, and 8% Remote job distribution, with an average salary of $140,752 per year, or $67.7 per hour.

FPGA Verification Engineer

Saransh Inc

Mountain View, CA • On-site

$153K - $197K/yr

Contractor

Re-posted 6 hours ago

Job description

Role: FPGA Verification Engineer
Location: Mountain View, CA (Onsite from Day 1)
Contract
 
Must Have Skills:
  • Strong understanding of FPGA design principles and architectures
  • Proficiency in System Verilog and UVM verification methodology
  • Experience in FPGA verification
Key Responsibilities:
  • Develop and execute comprehensive verification plans for FPGA designs.
  • Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog).
  • Write and debug test cases to verify functionality, performance, and corner cases.
  • Perform code coverage and functional coverage analysis.
  • Identify and debug issues, working closely with design engineers to resolve them.
  • Document verification results and provide clear and concise reports.
Skills Required:
  • Strong understanding of FPGA design principles and architectures.
  • Proficiency in SystemVerilog and UVM verification methodology.
  • Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
  • Knowledge of code coverage and functional coverage analysis.
Requirements:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of experience in FPGA verification.
  • Experience with scripting languages (e.g., Python, Perl).
  • Familiarity with hardware description languages (e.g., VHDL, Verilog).