ZipRecruiter

Log In

1

Contract Uvm Verification Jobs in California (NOW HIRING)

Saransh Inc

FPGA Verification Engineer

Mountain View, CA · On-site

$153K - $197K/yr

Mountain View, CA (Onsite from Day 1) Contract Must Have Skills: * Strong understanding of FPGA design principles and architectures * Proficiency in System Verilog and UVM verification methodology

Embtel Inc

Design Verification Engineer (Remote)

Sunnyvale, CA · On-site

$159K - $194K/yr

Sunnyvale, CA (Remote) No. of positions: 09 Duration: 6+ Months Contract Role Must be proficient ... Building a test bench for a block using System Verilog and UVM Writing random tests, directed tests ...

R3 Tek

Verification Engineer

San Francisco, CA · On-site

$160K/yr

Contract /Contract to Hire /Full Time Required Skills: Required Skills & Qualification  Minimum ... UVM methodology.  Expertise in verif env development , functional coverage, code coverage ...

R3 Tek

Verification Engineer

San Francisco, CA · On-site

$160K/yr

Verification Engineer Location: San Francisco Bay Area, CA Employment Type ... Contract Required Skills & Qualification Minimum 5 years of experience working of SV and UVM ...

Chipton Ross

FPGA Design Engineer

Del Rey, CA · On-site

$100/hr

Job #216829 Chipton-Ross is seeking an FPGA Design Engineer for a contract opportunity in Sunnyvale ... Verifying FPGA and/or ASIC designs including creating UVM verification environments, testbenches ...

Mythic

Senior Design Verification Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Senior Design Verification Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

Mythic

Senior Design Verification Engineer

Palo Alto, CA · On-site

$120K - $225K/yr

... contracts across multiple markets. The salary range for this position is $120,000-$225,000 ... Testbench development and execution using UVM or other advanced DV methodologies. * Creation of ...

next page

Showing results 1-20

All JobsContract Uvm Verification JobsContract Uvm Verification Jobs in California

Contract Uvm Verification information

What is a contract UVM verification engineer?

Contract UVM Verification engineers are professionals who specialize in using the Universal Verification Methodology (UVM) to verify the functionality of digital hardware designs, typically on a contract or project basis rather than as full-time employees. They create, implement, and maintain testbenches, sequences, and verification environments to ensure that integrated circuits (ICs) or systems-on-chip (SoCs) meet their design specifications. Their work is crucial for identifying and debugging design flaws before hardware production, reducing costly errors and development cycles. Contract engineers are often hired for specific projects where specialized UVM expertise is needed, allowing organizations to scale their verification teams efficiently.

What are the key skills and qualifications needed to thrive as a contract UVM verification engineer, and why are they important?

To thrive as a Contract UVM Verification Engineer, expertise in digital design verification, SystemVerilog, and Universal Verification Methodology (UVM) is essential, often supported by a degree in electrical or computer engineering. Familiarity with simulation tools like Synopsys VCS, Cadence Incisive, and scripting languages such as Python or Perl is typically required. Strong analytical thinking, attention to detail, and effective communication skills help engineers collaborate and identify complex design issues. These abilities ensure the delivery of robust, error-free hardware designs within project timelines and specifications.

What are some common challenges faced by contract UVM verification engineers when joining new projects, and how can they be addressed?

Contract UVM Verification engineers often face challenges such as quickly ramping up on unfamiliar codebases, understanding project-specific verification methodologies, and integrating with established teams. To overcome these, it’s important to proactively communicate with team members, thoroughly review project documentation, and leverage reusable UVM components where possible. Establishing strong lines of communication and participating in regular sync meetings can help bridge knowledge gaps and ensure alignment with project goals.

What is the difference between Contract Uvm Verification vs Contract SystemVerilog Verification?

AspectContract Uvm VerificationContract SystemVerilog Verification
CredentialsUVM Certification, Verilog/SystemVerilog knowledgeVerilog/SystemVerilog expertise, verification certifications
Work EnvironmentASIC/FPGA verification teams, EDA toolsASIC/FPGA verification teams, EDA tools
Industry UsageCommon in UVM-based verification environmentsUsed broadly in SystemVerilog verification projects
Comparison FocusUVM methodology specificsSystemVerilog language features

Contract Uvm Verification primarily focuses on UVM methodology and testbench development, while Contract SystemVerilog Verification emphasizes proficiency in SystemVerilog language features for verification tasks. Both roles often overlap but differ in their core focus areas within the verification process.

What are the most commonly searched types of Uvm Verification jobs in California?

The most popular types of Uvm Verification jobs in California are:

What are popular job titles related to Contract Uvm Verification jobs in California?

For Contract Uvm Verification jobs in California, the most frequently searched job titles are:

What job categories do people searching Contract Uvm Verification jobs in California look for?

The top searched job categories for Contract Uvm Verification jobs in California are:

What cities in California are hiring for Contract Uvm Verification jobs?

Cities in California with the most Contract Uvm Verification job openings:

Contract Uvm Verification jobs near you
Infographic showing various Contract Uvm Verification job openings in California as of September 2026, with employment types broken down into 30% Full Time, and 70% Contract. Highlights an 100% In-person job distribution.

FPGA Verification Engineer

Saransh Inc

Mountain View, CA • On-site

$153K - $197K/yr

Contractor

Re-posted 27 days ago

Job description

Role: FPGA Verification Engineer
Location: Mountain View, CA (Onsite from Day 1)
Contract
 
Must Have Skills:
  • Strong understanding of FPGA design principles and architectures
  • Proficiency in System Verilog and UVM verification methodology
  • Experience in FPGA verification
Key Responsibilities:
  • Develop and execute comprehensive verification plans for FPGA designs.
  • Create and maintain test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog).
  • Write and debug test cases to verify functionality, performance, and corner cases.
  • Perform code coverage and functional coverage analysis.
  • Identify and debug issues, working closely with design engineers to resolve them.
  • Document verification results and provide clear and concise reports.
Skills Required:
  • Strong understanding of FPGA design principles and architectures.
  • Proficiency in SystemVerilog and UVM verification methodology.
  • Experience with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS).
  • Knowledge of code coverage and functional coverage analysis.
Requirements:
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of experience in FPGA verification.
  • Experience with scripting languages (e.g., Python, Perl).
  • Familiarity with hardware description languages (e.g., VHDL, Verilog).