ZipRecruiter

Log In

1

Intern Uvm Verification Jobs in California (NOW HIRING)

Etched

DV Intern

San Jose, CA · On-site

Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Familiarity with SystemVerilog, UVM, or Python * Familiarity with verification work and writing ...

Etched

DV Intern

San Jose, CA · On-site

Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... UVM or formal verification experience * Ability to program with Python or another scripting ...

Etched

PD Intern

San Jose, CA · On-site

Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Familiarity with SystemVerilog, UVM, or Python * Familiarity with verification work and writing ...

Etched

PD Intern

San Jose, CA · On-site

Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Familiarity with SystemVerilog, UVM, or Python * Familiarity with verification work and writing ...

Etched

RTL Intern

San Jose, CA · On-site

Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Familiarity with SystemVerilog, UVM, or Python * Familiarity with verification work and writing ...

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Familiarity with verification methodologies for CPU or GPU designs. * Proficient in either ... UVM is a plus. * Prepared to collaborate with architects and designers to document test plans ...

Etched

RTL Intern

San Jose, CA · On-site

Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Familiarity with SystemVerilog, UVM, or Python * Familiarity with verification work and writing ...

quadric, Inc

Design Verification Intern

Burlingame, CA · On-site

$45 - $60/hr

Familiarity with verification methodologies for CPU or GPU designs. * Proficient in either ... UVM is a plus. * Prepared to collaborate with architects and designers to document test plans ...

next page

Showing results 1-20

All JobsIntern Uvm Verification JobsIntern Uvm Verification Jobs in California

Intern Uvm Verification information

What is the difference between Intern Uvm Verification vs Intern Digital Design?

AspectIntern Uvm VerificationIntern Digital Design
Required SkillsUVM, SystemVerilog, verification methodologiesDigital circuit design, VHDL/Verilog, simulation tools
Work EnvironmentVerification teams, simulation environmentsDesign teams, schematic capture, FPGA/ASIC design
Industry UsageSemiconductor, hardware verificationSemiconductor, hardware development

Intern Uvm Verification focuses on verifying hardware designs using UVM and SystemVerilog, while Intern Digital Design involves creating and simulating digital circuits. Both roles often share similar industry environments but differ in their core tasks and skill sets.

What are the most commonly searched types of Uvm Verification jobs in California?

The most popular types of Uvm Verification jobs in California are:

What are popular job titles related to Intern Uvm Verification jobs in California?

For Intern Uvm Verification jobs in California, the most frequently searched job titles are:

What job categories do people searching Intern Uvm Verification jobs in California look for?

The top searched job categories for Intern Uvm Verification jobs in California are:

What cities in California are hiring for Intern Uvm Verification jobs?

Cities in California with the most Intern Uvm Verification job openings:

Intern Uvm Verification jobs near you

SSG Design Engineering Intern (Fall 2026)

Cadence

San Jose, CA • On-site

$35/hr

Full-time

Re-posted 5 days ago

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Design Engineering Intern
The Cadence Silicon Solutions Group (SSG) is seeing rapid adoption of our industry leading Digital IP (intellectual Property), from processor cores and DSPs to Memory Controllers, to Network on Chip (NoC), to IO solutions. Our configurable and extensible IP solutions are designed to meet the demands of SOCs and Chiplets targeted at a wide range of applications. Our customers are the world's most innovative companies, delivering extraordinary electronic products from chips to boards to complete systems for the most dynamic market applications including hyperscale computing, 5G communications, automotive, mobile, aerospace, consumer, industrial, and healthcare.


The Cadence SSG Team is hiring graduates to join our R&D teams in San Jose, CA. This is an amazing opportunity to work as a Design Engineering Intern at a world leader in computational software, semiconductor design IP, and system verification hardware. Come be part of this great SSG Team where you can make an impact that is visible.
This Design Engineering Intern position involves working on Digital Design tasks, or Design Verification tasks related to the Janus NoC IP product.


(a) Digital Design projects involve working on aspects of the logic design of the Janus NoC. It can involve RTL implementation of a specified micro-architecture in System Verilog, simulating and debugging RTL logic, running synthesis, place & route and other Electronic Design Automation (EDA) tools to study and achieve timing, area, and power goals.


(b) Design Verification Team projects involve working on aspects of the verification of the Janus NoC. Assist with developing test plans, writing functional tests (UVM) and verification monitors (SVA) UVM/SVA monitors, debugging failures, analyzing coverage information, and scripting Design Verification flows.

The Design Engineering intern will work closely with the Design, Verification, and Physical Design teams.


Position Requirements:
Currently enrolled in MS/BS program with major in Electrical Engineering, Computer Engineering, or a similar major.
Deep understanding of Digital Design and/or Design Verification Fundamentals
Excellent automation skills using Tcl, Perl, shell scripting
Excellent oral and written communications skills
Exposure to design automation tools is a plus

Internship will be based in San Jose location. Ideal candidates should be from local school near office.

The annual salary range for California is $35/hr to $62/hr. You may also be eligible to receive incentive compensation: bonus, equity, and benefits.Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

We're doing work that matters. Help us solve what others can't.

Apply