ZipRecruiter

Log In

1

Tapeout Design Engineer Jobs in California (NOW HIRING)

Astera Labs

Tech Lead Design Engineer

San Jose, CA

$160K - $200K/yr

Drive structured, data-driven design decisions in support of aggressive tapeout schedules Basic Qualifications * Bachelor's degree in Electrical Engineering, Computer Engineering, or related field ...

Astera Labs

Tech Lead Design Engineer

San Jose, CA

$185K - $240K/yr

Drive structured, data-driven design decisions in support of aggressive tapeout schedules Basic Qualifications * Bachelor's degree in Electrical Engineering, Computer Engineering, or related field ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

Participate in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

... in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering, Computer ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

$156K - $160K/yr

... in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering, Computer ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

next page

Showing results 1-20

All JobsTapeout Design Engineer JobsTapeout Design Engineer Jobs in California

Tapeout Design Engineer information

What are the key skills and qualifications needed to thrive as a tapeout design engineer?

To thrive as a Tapeout Design Engineer, you need a solid background in semiconductor physics, digital/analog circuit design, and a relevant engineering degree. Proficiency with EDA tools such as Cadence, Synopsys, and experience with physical verification, DRC/LVS checks, and scripting languages like Python or TCL are typically required. Strong attention to detail, problem-solving skills, and effective communication are valuable soft skills in this role. These skills and qualities are crucial for ensuring error-free silicon fabrication, efficient workflow, and successful collaboration across engineering teams.

What is a tapeout design engineer?

Tapeout Design Engineers are professionals responsible for finalizing the layout and design of integrated circuits (ICs) before manufacturing. They ensure that all design specifications are met, and that the chip layout is error-free and ready for fabrication. Their work involves collaborating with design, verification, and foundry teams to deliver a manufacturable design, often using tools for physical verification, design rule checking, and layout-versus-schematic checks. This role is critical in the semiconductor industry, as any errors at tapeout can result in costly manufacturing delays. Tapeout Design Engineers play a key role in bringing new microchips from concept to production.

What is the difference between Tapeout Design Engineer vs ASIC Design Engineer?

AspectTapeout Design EngineerASIC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering or related field; knowledge of EDA toolsBachelor's or Master's in Electrical Engineering or related field; strong digital design skills
Work EnvironmentSemiconductor companies, chip design firms, EDA tool providersSemiconductor companies, integrated circuit design firms
Industry UsageFocuses on final chip layout and manufacturing readinessDesigns the digital architecture and logic of chips

While both roles require a background in electrical engineering and familiarity with EDA tools, a Tapeout Design Engineer specializes in preparing the final chip layout for manufacturing, ensuring design rules are met. An ASIC Design Engineer focuses on creating the digital logic and architecture of integrated circuits. The roles often collaborate but differ mainly in their stage of the design process and specific responsibilities.

What are some common challenges tapeout design engineers face during the tapeout process, and how can they be addressed?

Tapeout Design Engineers often encounter tight deadlines, last-minute design changes, and the need to coordinate between multiple teams such as layout, verification, and fabrication. Addressing these challenges typically involves proactive communication, thorough planning, and the use of automated verification tools to catch errors early. Effective collaboration and robust documentation help ensure that any issues are quickly identified and resolved, minimizing the risk of costly delays or rework in the fabrication stage.

What are popular job titles related to Tapeout Design Engineer jobs in California?

For Tapeout Design Engineer jobs in California, the most frequently searched job titles are:

What job categories do people searching Tapeout Design Engineer jobs in California look for?

The top searched job categories for Tapeout Design Engineer jobs in California are:

What cities in California are hiring for Tapeout Design Engineer jobs?

Cities in California with the most Tapeout Design Engineer job openings:

Tapeout Design Engineer jobs near you
Infographic showing various Tapeout Design Engineer job openings in California as of August 2026, with employment types broken down into 87% Full Time, 8% Part Time, and 5% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution.

Senior Staff Physical Verification CAD engineer

Marvell Semiconductor Inc.

Santa Clara, CA • On-site

$158K - $163K/yr

Other

Life, Retirement

Re-posted 10 days ago

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
We are seeking a highly skilled and experienced Senior Staff Level Physical Verification CAD Engineer to join our dynamic team. The ideal candidate will have a deep understanding of the physical verification process in the context of semiconductor design and manufacturing. This role involves working closely with design and layout teams to ensure the integrity and performance of Marvell's advanced semiconductor products.
What You Can Expect
  • Develop run sets for nanotechnology and support Calibre, ICV and provide user support for DRC and LVS debugging to streamline physical verification flow. Automate and support physical verification flow for internal design tools group. Support tape-out and design-related foundry interface activities, physical verification CAD flow, and CAD flows for SOC integration. Develop and maintain validation procedures for physical verification flow and prepare user guides and documents. Job duties include some usage of full custom layout tools to review results and create validation test cases.
  • CAD and EDA Tool Development: Develop and maintain advanced CAD and EDA tools and methodologies for digital and analog IC design, verification, and physical implementation
  • Tool Integration: Integrate various EDA tools into an efficient and cohesive design flow, ensuring seamless interoperability and maximizing design productivity
  • Methodology Development: Define and optimize design methodologies, flows, and best practices for efficient and reliable chip design, from physical verification to SoC tapeout
  • Design Automation: Automate design tasks, including physical verification flow, design rule decks, automate layout migration, to improve design efficiency and reduce time-to-market
  • Tool Evaluation and Selection: Evaluate and select third-party EDA tools, libraries, and IPs to meet project requirements, considering performance, scalability, and cost-effectiveness
  • Collaboration and Support: Collaborate with cross-functional teams, including, foundry engineers, design engineers, layout designers, and software developers, to provide technical guidance, support, and training on CAD and EDA tools and methodologies
  • Tool Performance and Maintenance: Monitor and optimize tool performance, addressing any issues or bottlenecks, and ensuring tool reliability, stability, and usability across design projects
  • Industry Awareness: Stay up-to-date with the latest advancements in CAD and EDA tools, methodologies, and industry trends, and provide recommendations on incorporating new technologies to enhance design capabilities
  • Documentation and Training: Create and maintain comprehensive documentation, user guides, and training materials for CAD and EDA tools and methodologies, enabling efficient knowledge transfer and onboarding of new team members

What We're Looking For
  • Bachelor's degree in Computer Science, Electrical Engineering or related fields and 5-10 years of related professional experience or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with 3-5 years of experience or equivalent professional experience in lieu of a formal degree
  • Experience in CAD and EDA tool development and support, preferably within the semiconductor industry
  • CAD and EDA Expertise: In-depth knowledge and hands-on experience with industry-standard EDA tools and methodologies for digital and analog IC design, verification, and physical implementation. Proficiency with tools such as Cadence, Synopsys, Mentor Graphics, and scripting languages like Tcl, Perl, Python. Synopsys ICV is required, and Mentor Calibre svrf / tvf is preferred
  • Design Flow: Strong understanding of the complete IC design flow, from front-end design (RTL, synthesis, simulation) to back-end physical implementation (place and route, timing analysis, physical verification)
  • Problem-solving Skills: Demonstrated ability to analyze complex design and tool-related issues, propose innovative solutions, and drive them to completion
  • Team Collaboration: Excellent interpersonal and communication skills, with a collaborative mindset and the ability to work effectively with cross-functional teams.
  • Leadership: Proven experience in leading projects or initiatives, providing technical guidance, and mentoring junior engineers
  • Continuous Learning: Strong motivation for staying abreast of the latest advancements in CAD and EDA tools and methodologies, and a passion for innovation and continuous improvement

Expected Base Pay Range (USD)
127,630 - 191,200, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-TT1

Apply