ZipRecruiter

Log In

1

Verilog Engineer Jobs in California (NOW HIRING)

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...

OmniVision Technologies

SoC Design Engineer

Santa Clara, CA · On-site

$156K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...

OMNIVISION

Quality Engineer

Santa Clara, CA

$120K - $125K/yr

Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...

OmniVision Technologies

Quality Engineer

Santa Clara, CA · On-site

$120K - $125K/yr

Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...

OMNIVISION

Quality Engineer

Santa Clara, CA · On-site

$120K - $125K/yr

Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...

OMNIVISION

Quality Engineer

Santa Clara, CA

Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...

Cisco

ASIC Design Engineer Technical Lead

San Jose, CA · On-site

$186K - $267K/yr

Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.

Cisco

ASIC Design Engineer Technical Lead

San Jose, CA · On-site

$186K - $267K/yr

Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.

CivicMinds, Inc.

ASIC Design Engineer

San Diego, CA · On-site

Creating a constrained-random verification environment using System Verilog and UVM * Identifying ... Debugging tests with design engineers to deliver functionally correct design blocks * Closing ...

next page

Showing results 1-20

All JobsVerilog Engineer JobsVerilog Engineer Jobs in California

Verilog Engineer information

See California salary details

$38.5K

$100.4K

$135.7K

How much do verilog engineer jobs pay per year?

As of Aug 11, 2026, the average yearly pay for verilog engineer in California is $100,420.00, according to ZipRecruiter salary data. Most workers in this role earn between $82,900.00 and $115,000.00 per year, depending on experience, location, and employer.

What is a Verilog engineer?

A Verilog Engineer is a hardware design professional who specializes in using the Verilog hardware description language (HDL) to design, simulate, and verify digital circuits. They work on developing FPGA and ASIC designs for applications in industries such as telecommunications, automotive, and consumer electronics. Their role often includes writing Verilog code, running simulations, debugging hardware issues, and optimizing performance. They collaborate with systems engineers and verification teams to ensure the correctness and efficiency of digital designs.

What are the key skills and qualifications needed to thrive in the Verilog engineer position, and why are they important?

To thrive as a Verilog Engineer, you need strong proficiency in digital design principles, solid experience with hardware description languages (HDLs) like Verilog, and usually a degree in electrical engineering or a related field. Familiarity with ASIC/FPGA design tools such as ModelSim, Synopsys, or Xilinx Vivado, and certifications in FPGA or hardware design can be advantageous. Attention to detail, strong problem-solving skills, and effective teamwork and communication abilities distinguish top performers in this role. These skills and qualities are crucial to efficiently designing, verifying, and delivering high-performance digital systems that meet project requirements and deadlines.

What are the typical daily responsibilities of a Verilog engineer?

A Verilog Engineer typically spends their day writing and verifying Verilog code to design and simulate digital logic circuits for ASICs or FPGAs. Their responsibilities include reviewing design specifications, collaborating with hardware and software teams, performing code reviews, and troubleshooting issues found during simulation or synthesis. They also document their work and may assist in optimizing designs for performance or resource utilization. Effective communication and teamwork are important, as Verilog Engineers often work closely with cross-functional engineering teams throughout the development cycle.

What are the most commonly searched types of Verilog Engineer jobs in California? The most popular types of Verilog Engineer jobs in California are:
What are popular job titles related to Verilog Engineer jobs in California? For Verilog Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Verilog Engineer jobs in California look for? The top searched job categories for Verilog Engineer jobs in California are:
Verilog Engineer jobs near you
Infographic showing various Verilog Engineer job openings in California as of August 2026, with employment types broken down into 67% Full Time, and 33% Contract. Highlights an 100% In-person job distribution, with an average salary of $100,420 per year, or $48.3 per hour.

SoC Design Engineer

OMNIVISION

Santa Clara, CA

$156K - $160K/yr

Full-time

Re-posted 5 days ago

Job description

Job Title: SoC Design Engineer
 
Job Duties:  
 
Be responsible for digital design of ASIC cores within image sensor SoC products, including IP design, analysis, integration, and validation. Collaborate with physical design teams on floor-planning, timing closure, and DFT implementation. Conduct timing control logic design and static timing analysis (STA) for sensor interfaces and mixed-signal integration. Perform chip bring-up, validation and debugging. Design, integrate and validate data pipeline according to PRD/design specification and system architecture of SoC products, following ASIC design flow: coding, simulation, synthesis, static timing analysis, formality verification, DFT, using Simvision, EDA tools such as Prime Time, cadence Virtuoso, Design Compiler, Integrator, and Verilog and System Verilog programming languages etc. Conduct design verification and modeling using SVA, Python, Perl, C++/C, and HLS. Work with digital and analog engineers for system design, integration and validation. Work with algorithm engineers for module level design, including hardware C model implementation, micro architecture design, RTL design and hardware/software co-simulation. Work with algorithm and application engineers for project-based microarchitecture improvements. Conduct silicon validation, debugging and tuning.
 
Requirements:
 
Master’s degree or foreign equivalent degree in Electrical Engineering, Computer Engineering, or a related field.
 
Required skills and/or academic training in the following: 
 
  • Arithmetic circuit design related to general datapath circuits, ML and AI circuits.
  • Arithmetic circuit design, timing analysis; synchronous and asynchronous FSMs; power, test, and debug.
  • Design and design debug with System Verilog; Logic design and analysis.  
  • Processing Subsystem, including superscalar out-of-order cores, multicore and heterogeneous processors, and purpose-specific accelerators.  
  • Design tools, such as microarchitecture simulators, RTL synthesis tools, and modeling for area, power, and thermal. 
  • FPGA platforms to compute acceleration.  
  • FPGAs technology, architecture and applications.  
  • Register-Transfer Level (RTL) hardware design.  
  • Planning and specification, writing Verilog models, and designing custom circuits and synthesized standard cell blocks.  
  • Using industrial CAD tools and flows for digital, analog/RF, or mixed-signal chip design.  
  • Full-chip integration and verification for tapeout.  
 
Annual base salary for this role in California, US is expected to be between $156,853 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
 

Apply