Design Verification Engineer-System Verilog/UVM
San Jose, CA · On-site
$145K/yr
Knowledge of Verilog, system Verilog and UVM is a must * Strong understanding of state of the art verification techniques, including assertion and constraint-random metric-driven verification
