1

Senior Design Verification Engineer Jobs in California

Sr. Design Verification Engineer

San Jose, CA ยท On-site

$159K - $194K/yr

Senior Design Verification Engineer Location: San Jose, CA (Onsite) Experience: 7+ Years What candidate will Be Doing: * Strong expertise along with complex SoC/IP debug is a must * At-least 5+ years ...

Design Verification Engineer

San Jose, CA ยท On-site

$159K - $194K/yr

This requirement is for a Senior Design Verification (DV) Engineer focused on verifying complex semiconductor IPs and SoCs before silicon fabrication. The client is looking for someone who can ...

We're hiring experienced Design Verification Engineers to play a key role in developing and verifying the designs that will bring our next-generation AI processors to life. About Us: Mythic is ...

next page

Showing results 1-20

Senior Design Verification Engineer information

See California salary details

$62.2K

$119.9K

$189K

How much do senior design verification engineer jobs pay per year?

As of Aug 13, 2026, the average yearly pay for senior design verification engineer in California is $119,875.00, according to ZipRecruiter salary data. Most workers in this role earn between $93,800.00 and $136,700.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a senior design verification engineer?

A Senior Design Verification Engineer requires deep expertise in digital design principles, verification methodologies (such as UVM or OVM), and a degree in electrical or computer engineering. Familiarity with hardware description languages (like Verilog or VHDL), simulation tools (e.g., Synopsys VCS, Cadence Incisive), and scripting languages (such as Python or TCL) is typically expected. Exceptional problem-solving, attention to detail, and strong communication skills help in collaborating with cross-functional teams and navigating complex verification challenges. These skills and qualifications are vital to ensure robust, high-quality hardware designs that meet performance and reliability standards.

How much does a senior design verification engineer make?

A senior design verification engineer typically earns between $100,000 and $150,000 annually, depending on experience, location, and industry. They often have expertise in hardware description languages like VHDL or Verilog and may hold certifications such as Certified Verification Engineer (CVE).

What is the difference between Senior Design Verification Engineer vs Design Verification Engineer?

AspectSenior Design Verification EngineerDesign Verification Engineer
Required CredentialsBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field; experience in verification tools and methodologiesBachelor's degree in Electrical Engineering, Computer Engineering, or related field; entry-level experience in verification
Work EnvironmentDesign teams, hardware/software verification labs, collaborative projectsVerification teams, testing labs, development environments
Employer & Industry UsageSemiconductor, electronics, hardware development companiesSimilar industries, often as entry or mid-level roles within verification teams

The main difference is experience level and responsibility. Senior Design Verification Engineers typically lead verification efforts, mentor junior staff, and handle complex verification tasks, while Design Verification Engineers focus on executing verification plans and testing designs under supervision. Both roles require similar technical skills and industry knowledge, but the senior role involves more leadership and strategic planning.

What is a senior design verification engineer?

Senior Design Verification Engineers are experienced professionals responsible for ensuring that hardware designs, such as integrated circuits or system-on-chip (SoC) components, meet all functional specifications and quality standards before manufacturing. They create and execute verification plans, develop testbenches, and use simulation tools to identify and resolve design issues. Their expertise helps prevent costly errors, ensuring reliable and functional products. Typically, they collaborate closely with design, validation, and product engineering teams and often mentor junior engineers.

What are some typical challenges faced by senior design verification engineers when working on complex chip designs?

Senior Design Verification Engineers often encounter challenges such as managing verification of increasingly complex and large-scale integrated circuits, ensuring comprehensive coverage, and identifying hard-to-find corner-case bugs. They frequently collaborate across cross-functional teams, including design, firmware, and test engineering, to clarify specifications and resolve issues. Effective communication and a proactive approach to debugging and process improvement are critical, as is keeping up with evolving verification methodologies and tools to ensure high-quality, on-time project delivery.
What are the most commonly searched types of Design Verification Engineer jobs in California? The most popular types of Design Verification Engineer jobs in California are:
What are popular job titles related to Senior Design Verification Engineer jobs in California? For Senior Design Verification Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Senior Design Verification Engineer jobs in California look for? The top searched job categories for Senior Design Verification Engineer jobs in California are:
What cities in California are hiring for Senior Design Verification Engineer jobs? Cities in California with the most Senior Design Verification Engineer job openings:
Infographic showing various Senior Design Verification Engineer job openings in California as of August 2026, with employment types broken down into 1% Internship, 85% Full Time, 8% Part Time, 2% Temporary, and 4% Contract. Highlights an 84% Physical, 5% Hybrid, and 11% Remote job distribution, with an average salary of $119,875 per year, or $57.6 per hour.

Senior Design Verification Engineer

Techridge, Inc.

San Jose, CA โ€ข On-site

Other

This job post hasย expired today.ย Applications are no longer accepted.


Job description

Job Title: Senior Design Verification Engineer
Location: San Jose, CA(Onsite)
Position Type: Contract
Job Description:
The Senior Engineer DV is responsible for leading and executing end-to-end design verification activities for IP, Subsystem, or SoC-level projects. This role involves technical ownership and close collaboration with design, architecture, and customer teams to achieve verification closure with high quality.
Key Responsibilities:
  • Design Verification of SOCs with embedded ARM CPUs, DSPs, DDR3, peripherals and interconnect protocols such as AHB, AXI, PCI Express etc.
  • Strong in HVL (UVM / SystemVerilog / OVM), C/C++, Perl, TCL programming/scripting skills, verification methodologies and flows.
  • Strong in constraint random verification, assertion writing, coverage analysis, debugging.
  • Familiarity with ARM cores, formal verification, SV DPI-C is a plus.
  • Experience with AMS/Low Power verification techniques and verifying mixed signal ICs a plus.
  • Good knowledge of EDA tools. Experience with signal processing and FPGA based prototyping a plus.
  • Must be a team player with good oral and written communication skills.
  • Self-motivated with the ability to work independently and interface effectively with engineers across divisions and remote locations
Education:
BE / BTech / MTech in Electronics, Electrical, or related disciplines.