SoC Design Engineer
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
Quick apply
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
Santa Clara, CA · On-site
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
Santa Clara, CA · On-site
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
$156K - $160K/yr
SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Design and design debug with System Verilog; Logic design and analysis. * Processing Subsystem ...
Austin, TX · On-site
$140K - $170K/yr
... RPGA engineering experience -Proven ability to write mathematical algorithms to run on a GPU in Windows -Previous experience using Verilog / SystemVerilog for digital logic design -Hands-on ...
Quick apply
Austin, TX · On-site
$140K - $170K/yr
... RPGA engineering experience -Proven ability to write mathematical algorithms to run on a GPU in Windows -Previous experience using Verilog / SystemVerilog for digital logic design -Hands-on ...
San Jose, CA · On-site
$145K/yr
... engineers to understand the new features to be verified * Take ownership of block level verification tasks * Define test plans, test benches, and tests using System Verilog and UVM * Debug RTL and ...
San Jose, CA · On-site
$145K/yr
... engineers to understand the new features to be verified * Take ownership of block level verification tasks * Define test plans, test benches, and tests using System Verilog and UVM * Debug RTL and ...
San Jose, CA · Hybrid
$159K/yr
... engineers to understand the new features to be verified * Take ownership of block level verification tasks * Define test plans, test benches, and tests using System Verilog and UVM * Debug RTL and ...
San Jose, CA · Hybrid
$159K/yr
... engineers to understand the new features to be verified * Take ownership of block level verification tasks * Define test plans, test benches, and tests using System Verilog and UVM * Debug RTL and ...
Austin, TX · On-site
$70 - $80/hr
Job Title: Verification Lead - UVM / System Verilog / RTL Verification Location: 100% Onsite ... engineering professionals. This senior role provides an opportunity to take ownership of ...
Quick apply
Austin, TX · On-site
$70 - $80/hr
Job Title: Verification Lead - UVM / System Verilog / RTL Verification Location: 100% Onsite ... engineering professionals. This senior role provides an opportunity to take ownership of ...
... programming skills including object oriented approaches Familiarity with revision control ... VHDL, Verilog, System verilog and OVM, Perl, C, Specman Tools: ModelSim (Questa), Specman
... programming skills including object oriented approaches Familiarity with revision control ... VHDL, Verilog, System verilog and OVM, Perl, C, Specman Tools: ModelSim (Questa), Specman
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
Santa Clara, CA · On-site
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
Quick apply
Santa Clara, CA · On-site
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
San Jose, CA · On-site
$60/hr
Thermal Engineer Job ID:26-02435 Location: CA, SAN JOSE, 95124 Duration: 12 months on W2 contract ... Defining and implementing test plans, developing System Verilog /UVM based unit level test benches ...
San Jose, CA · On-site
$60/hr
Thermal Engineer Job ID:26-02435 Location: CA, SAN JOSE, 95124 Duration: 12 months on W2 contract ... Defining and implementing test plans, developing System Verilog /UVM based unit level test benches ...
Santa Clara, CA · On-site
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
Santa Clara, CA · On-site
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
$120K - $125K/yr
Verilog programming * Semiconductor physics * Reliability prediction Annual base salary for this role in California, US is expected to be between $120,182 - $125,000. Actual pay will be determined on ...
San Jose, CA · On-site
$183K - $263K/yr
Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.
San Jose, CA · On-site
$183K - $263K/yr
Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.
San Jose, CA · On-site
$183K - $263K/yr
Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.
San Jose, CA · On-site
$183K - $263K/yr
Implement Verilog RTL to meet timing and performance requirements. * Help define, evolve, and support our design methodology. * Mentor junior engineers on performing project tasks and problem solving.
San Jose, CA · On-site
... programming, scripting (e.g ... Perl), x86 assembly), Verilog simulation and modeling, knowledge of computer and peripheral ...
San Jose, CA · On-site
... programming, scripting (e.g ... Perl), x86 assembly), Verilog simulation and modeling, knowledge of computer and peripheral ...
$176K - $281K/yr
Good system verilog programming, debug and problem solving skills. * Scripting languages, python or perl is a plus. Personal attributes: Can-do attitude. Strong team player. Curious, creative and ...
Quick apply
$176K - $281K/yr
Good system verilog programming, debug and problem solving skills. * Scripting languages, python or perl is a plus. Personal attributes: Can-do attitude. Strong team player. Curious, creative and ...
Austin, TX · On-site
Position: Emulation Engineer Work Location: Austin, TX Payrate: $65.00/hr Duration: Full-time * ... Expertise in Verilog/System Verilog design and simulation. * Proficiency with FPGA synthesis and ...
Quick apply
Austin, TX · On-site
Position: Emulation Engineer Work Location: Austin, TX Payrate: $65.00/hr Duration: Full-time * ... Expertise in Verilog/System Verilog design and simulation. * Proficiency with FPGA synthesis and ...
Systems Engineer (VHDL) Location: Linthicum, MD Required Clearance : TS/SCI w/ Full Scope Poly ... Perform VHDL/Verilog coding, simulation, and verification using ModelSim. * Utilize Xilinx tools ...
Quick apply
Systems Engineer (VHDL) Location: Linthicum, MD Required Clearance : TS/SCI w/ Full Scope Poly ... Perform VHDL/Verilog coding, simulation, and verification using ModelSim. * Utilize Xilinx tools ...
$39K - $48K
3% of jobs
$48K - $56.9K
3% of jobs
$56.9K - $65.9K
4% of jobs
$65.9K - $74.8K
7% of jobs
$74.8K - $83.8K
6% of jobs
$84.5K is the 25th percentile. Wages below this are outliers.
$83.8K - $92.7K
6% of jobs
The median wage is $100.8K / yr.
$92.7K - $101.7K
21% of jobs
$101.7K - $110.6K
4% of jobs
$116.4K is the 75th percentile. Wages above this are outliers.
$110.6K - $119.6K
29% of jobs
$119.6K - $128.5K
2% of jobs
$128.5K - $137.5K
13% of jobs
$39K
$101.8K
$137.5K
A Verilog Engineer is a hardware design professional who specializes in using the Verilog hardware description language (HDL) to design, simulate, and verify digital circuits. They work on developing FPGA and ASIC designs for applications in industries such as telecommunications, automotive, and consumer electronics. Their role often includes writing Verilog code, running simulations, debugging hardware issues, and optimizing performance. They collaborate with systems engineers and verification teams to ensure the correctness and efficiency of digital designs.
To thrive as a Verilog Engineer, you need strong proficiency in digital design principles, solid experience with hardware description languages (HDLs) like Verilog, and usually a degree in electrical engineering or a related field. Familiarity with ASIC/FPGA design tools such as ModelSim, Synopsys, or Xilinx Vivado, and certifications in FPGA or hardware design can be advantageous. Attention to detail, strong problem-solving skills, and effective teamwork and communication abilities distinguish top performers in this role. These skills and qualities are crucial to efficiently designing, verifying, and delivering high-performance digital systems that meet project requirements and deadlines.
A Verilog Engineer typically spends their day writing and verifying Verilog code to design and simulate digital logic circuits for ASICs or FPGAs. Their responsibilities include reviewing design specifications, collaborating with hardware and software teams, performing code reviews, and troubleshooting issues found during simulation or synthesis. They also document their work and may assist in optimizing designs for performance or resource utilization. Effective communication and teamwork are important, as Verilog Engineers often work closely with cross-functional engineering teams throughout the development cycle.
Sourced by ZipRecruiter
Software development
1,001 - 5,000 Employees
Santa Clara, CA, US
1995