ZipRecruiter

Log In

1

Tapeout Design Engineer Jobs (NOW HIRING)

Talent 101, Inc.

Physical Design Engineer

Frisco, TX · On-site

$127.30K - $131K/yr

About Talent 101 Inc Talent 101 is an Engineering and IT services provider, with clients that range ... Deliver signoff reports and support final tapeout package creation * 5+ years' Physical Design ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

... in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering, Computer ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA

$156.85K - $160K/yr

... in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering, Computer ...

OMNIVISION

Analog Design Engineer

Santa Clara, CA · On-site

$156.85K - $160K/yr

... in design reviews, tapeout signoff, and lab characterization, contributing to silicon bring-up and performance optimization. Requirements: Master's degree in Electrical Engineering, Computer ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA · On-site

$156.85K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

OMNIVISION

SoC Design Engineer

Santa Clara, CA

$156.85K - $160K/yr

SoC Design Engineer Job Duties: Be responsible for digital design of ASIC cores within image sensor ... Full-chip integration and verification for tapeout. Annual base salary for this role in California ...

The PJF Group

Physical Design Engineer

Bodega Bay, CA · On-site

$180K - $230K/yr

We're looking for a hands-on Physical Design Engineer to support complex SoC projects for our ... Will work of full project lifecycle from inception to tapeout. Qualifications: * BSEE with 5+ years ...

System Canada Technologies

Physical Design Engineer

Irvine, CA · On-site

$146K - $150.30K/yr

Physical design implementation at block or top level, low power techniques and timing closure Job Duties Include: - Will own all parts of the physical design process from netlist handoff to tapeout ...

Tenstorrent

Physical Design Engineer, PnR

Austin, TX · On-site

$100K - $500K/yr

Tenstorrent is seeking talented Physical Design Engineers to implement high-performance partitions ... You'll own the complete implementation flow from synthesis to tapeout, working alongside world ...

next page

Showing results 1-20

People also search for

All JobsTapeout Design Engineer Jobs

Tapeout Design Engineer information

See salary details

$40.5K

$88.2K

$158.5K

How much do tapeout design engineer jobs pay per year?

As of May 30, 2026, the average yearly pay for tapeout design engineer in the United States is $88,150.00, according to ZipRecruiter salary data. Most workers in this role earn between $68,000.00 and $98,500.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Tapeout Design Engineer, and why are they important?

To thrive as a Tapeout Design Engineer, you need a solid background in semiconductor physics, digital/analog circuit design, and a relevant engineering degree. Proficiency with EDA tools such as Cadence, Synopsys, and experience with physical verification, DRC/LVS checks, and scripting languages like Python or TCL are typically required. Strong attention to detail, problem-solving skills, and effective communication are valuable soft skills in this role. These skills and qualities are crucial for ensuring error-free silicon fabrication, efficient workflow, and successful collaboration across engineering teams.

What are some common challenges Tapeout Design Engineers face during the tapeout process, and how can they be addressed?

Tapeout Design Engineers often encounter tight deadlines, last-minute design changes, and the need to coordinate between multiple teams such as layout, verification, and fabrication. Addressing these challenges typically involves proactive communication, thorough planning, and the use of automated verification tools to catch errors early. Effective collaboration and robust documentation help ensure that any issues are quickly identified and resolved, minimizing the risk of costly delays or rework in the fabrication stage.

What are Tapeout Design Engineers?

Tapeout Design Engineers are professionals responsible for finalizing the layout and design of integrated circuits (ICs) before manufacturing. They ensure that all design specifications are met, and that the chip layout is error-free and ready for fabrication. Their work involves collaborating with design, verification, and foundry teams to deliver a manufacturable design, often using tools for physical verification, design rule checking, and layout-versus-schematic checks. This role is critical in the semiconductor industry, as any errors at tapeout can result in costly manufacturing delays. Tapeout Design Engineers play a key role in bringing new microchips from concept to production.

What is the difference between Tapeout Design Engineer vs ASIC Design Engineer?

AspectTapeout Design EngineerASIC Design Engineer
CredentialsBachelor's or Master's in Electrical Engineering or related field; knowledge of EDA toolsBachelor's or Master's in Electrical Engineering or related field; strong digital design skills
Work EnvironmentSemiconductor companies, chip design firms, EDA tool providersSemiconductor companies, integrated circuit design firms
Industry UsageFocuses on final chip layout and manufacturing readinessDesigns the digital architecture and logic of chips

While both roles require a background in electrical engineering and familiarity with EDA tools, a Tapeout Design Engineer specializes in preparing the final chip layout for manufacturing, ensuring design rules are met. An ASIC Design Engineer focuses on creating the digital logic and architecture of integrated circuits. The roles often collaborate but differ mainly in their stage of the design process and specific responsibilities.

More about Tapeout Design Engineer jobs
What cities are hiring for Tapeout Design Engineer jobs? Cities with the most Tapeout Design Engineer job openings:
What states have the most Tapeout Design Engineer jobs? States with the most job openings for Tapeout Design Engineer jobs include:
What job categories do people searching Tapeout Design Engineer jobs look for? The top searched job categories for Tapeout Design Engineer jobs are:
Tapeout Design Engineer jobs near you
Physical Design Engineer

Physical Design Engineer

Talent 101, Inc.

Frisco, TX • On-site

$127.30K - $131K/yr

Full-time

Posted 14 days ago

Job description

About Talent 101 Inc
Talent 101 is an Engineering and IT services provider, with clients that range from start-up to Fortune 500. We specialize in solutions for the Semiconductor, Automotive, Electronics, Energy, Telecom, and Defense industries.
About the role
  • This is a full time position with our company doing Physical Design Engineering.

What you'll do
  • Lead end to end Physical Design from floorplan to GDS
  • Own full PnR flow: placement, CTS, routing, optimization, ECOs
  • Run, debug, and close DRC/LVS for foundry clean signoff
  • Drive timing closure using Tempus with strong constraint ownership
  • Perform synthesis and QoR optimization using Genus
  • Improve PPA across block level and IP level designs
  • Partner with internal IP teams to prepare blocks for tapeout readiness
  • Deliver signoff reports and support final tapeout package creation
  • 5+ years' Physical Design experience
  • Strong hands on proficiency with Cadence Innovus, Tempus, and Genus
  • Proven success supporting internal IP tapeout
  • Ability to collaborate across RTL, verification, and integration teams

Talent101 pays referral fees.
Applicants must be at least 18 years or older, must be willing to take a drug test and background check as part of the selection process and must have legal authorization to work in the United States.
Talent 101 is an equal opportunity employer and supports a diverse, inclusive work environment. All qualified applicants will receive consideration for employment without regard to protected characteristics, including race, color, religion, sex, national origin, disability, veteran status, sexual orientation, gender identity or age.

Apply