1

Asic Design Salary Jobs (NOW HIRING)

ASIC Design Engineer

Santa Clara, CA · On-site

$126.70 - $190.10/hr

This role is hands‑on and requires ownership of the design through the complete ASIC lifecycle ... Salary is only one component of total compensation at Qualcomm. We also offer a competitive annual ...

$140 - $175/hr

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

New

We are now looking for a Senior ASIC Design Engineer to join our System ASIC team! NVIDIA has ... The base salary range is 136,000 USD - 218,500 USD for Level 3, and 168,000 USD - 264,500 USD for ...

Senior ASIC Design Engineer

Austin, TX · On-site

$140K - $175K/yr

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

Senior ASIC Design Engineer

Boulder, CO · On-site

$140K - $175K/yr

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

Atom Computing is seeking a Senior ASIC Designer to design and develop a digital signal processing ... The base salary range for this position is between $140,000 - $175,000, commensurate with ...

ASIC Design Engineer

Santa Clara, CA · On-site

$126K - $190K/yr

This role is hands-on and requires ownership of the design through the complete ASIC lifecycle ... Even more importantly, please note that salary is only one component of total compensation at ...

Senior ASIC Design Engineer

California, MO · On-site

$168 - $310.50/hr

We are now looking for a Senior ASIC Design Engineer. NVIDIA is seeking Senior ASIC Design ... The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for ...

Senior ASIC Design Engineer

San Jose, CA · On-site

$167K - $245K/yr

Bachelor's degree in Electrical or Computer engineering and 7+ years of ASIC Design related ... The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the ...

Senior ASIC Design Engineer

San Jose, CA · On-site

$167K - $245K/yr

Bachelor's degree in Electrical or Computer engineering and 7+ years of ASIC Design related ... The starting salary range posted for this position is $167,700.00 to $245,200.00 and reflects the ...

next page

Showing results 1-20

Asic Design Salary information

See salary details

$94K

$150.2K

$202K

How much do asic design salary jobs pay per year?

As of Aug 17, 2026, the average yearly pay for asic design salary in the United States is $150,195.00, according to ZipRecruiter salary data. Most workers in this role earn between $131,500.00 and $180,000.00 per year, depending on experience, location, and employer.

What is the typical salary for an ASIC design engineer?

The salary for an ASIC (Application-Specific Integrated Circuit) design engineer can vary depending on experience, location, and company size. In the United States, entry-level ASIC design engineers typically earn between $85,000 and $110,000 annually, while those with several years of experience can make upwards of $130,000 to $180,000 or more. Senior or lead ASIC engineers, especially in major tech hubs like Silicon Valley, may see salaries exceeding $200,000, not including bonuses and stock options.

What are the key skills and qualifications needed to thrive as an ASIC design engineer, and why are they important?

To thrive as an ASIC Design Engineer, you need strong expertise in digital and analog circuit design, semiconductor physics, and proficiency with hardware description languages such as VHDL or Verilog, typically supported by a degree in electrical or computer engineering. Familiarity with industry-standard EDA tools like Cadence, Synopsys, or Mentor Graphics, and relevant certifications, is commonly required. Attention to detail, problem-solving skills, and effective teamwork are crucial soft skills in this field. These competencies ensure the successful creation of complex, high-performance integrated circuits that meet stringent design and quality standards.

What are some common challenges ASIC design engineers face when working with cross-functional teams?

ASIC Design Engineers often collaborate with software, hardware, and verification teams throughout the product development cycle. A common challenge is ensuring clear communication of design specifications and constraints to avoid misalignment between teams, which can impact project timelines. Additionally, balancing conflicting requirements or adapting to changing specifications requires flexibility and strong problem-solving skills. Building strong relationships and maintaining regular touchpoints with cross-functional partners are key strategies for overcoming these challenges.

What is the difference between Asic Design Salary vs FPGA Design Engineer Salary?

AspectAsic Design SalaryFPGA Design Engineer Salary
Required CredentialsBachelor's or Master's in Electrical Engineering, VLSI, or related fieldsBachelor's or Master's in Electrical Engineering, VLSI, or related fields
Work EnvironmentDesigning custom chips in semiconductor companies or fabless firmsDeveloping FPGA prototypes in electronics or hardware companies
Industry UsageUsed in high-volume consumer electronics, automotive, and telecomUsed in prototyping, testing, and specialized hardware applications

Both roles require similar educational backgrounds and work in hardware design, but Asic Design Engineers focus on creating custom chips for mass production, while FPGA Design Engineers work on flexible, programmable hardware for testing and development. Salary differences depend on industry demand and project scope.

Are ASIC design engineers in demand?

ASIC design engineers are in high demand due to the growth of semiconductor technology, consumer electronics, and data centers. Skills in hardware description languages like VHDL or Verilog and experience with FPGA or ASIC development tools increase employability in this field.
More about Asic Design Salary jobs

What cities are hiring for Asic Design Salary jobs?

Cities with the most Asic Design Salary job openings:

What states have the most Asic Design Salary jobs?

States with the most job openings for Asic Design Salary jobs include:

Infographic showing various Asic Design Salary job openings in the United States as of August 2026, with employment types broken down into 88% Full Time, 10% Part Time, and 2% Contract. Highlights an 91% Physical, 3% Hybrid, and 6% Remote job distribution, with an average salary of $150,195 per year, or $72.2 per hour.

ASIC Design Engineer

Qualcomm

Santa Clara, CA • On-site

$126.70 - $190.10/hr

Other

Re-posted 6 days ago


Qualcomm rating

8.8

Company rating: 8.8 out of 10

Based on 11 frontline employees who took The Breakroom Quiz

49th of 244 rated software companies


Job description

Company

Qualcomm Atheros, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast‑paced Integrated Wireless Technology team you will be working with WiFi (802.11x) technology, SOC infrastructure, chip level verification and employ best‑in‑class Design and verification methodology.

Responsibilities

The candidate will be responsible for micro‑architecture, RTL design, and development of new functional blocks, as well as subsystem and full‑chip integration. This role is hands‑on and requires ownership of the design through the complete ASIC lifecycle, from concept through tape‑out. The candidate will collaborate closely with other subsystem teams to ensure smooth integration of releases, while interfacing with verification, DFT, FPGA emulation, and implementation teams.

Required Skills
  • 5+ years of industry experience in ASIC design, micro‑architecture, and design integration
  • Strong background in SoC micro‑architecture, including specification, definition, and implementation of functional blocks
  • Hands‑on experience with multi‑domain clocking implementation in SOCs including understanding of clocking architectures, clock/power domain partitioning
  • Experience in Design linting and CDC analysis, including triage and closure of violations
  • Solid understanding of AMBA bus protocols, including AHB and APB
  • Proficiency in Python/Perl is required
  • Exposure to AI/ML based design methodologies is a strong plus
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience
  • Master's degree in Science, Engineering, or related field and 1+ year of ASIC design, verification, validation, integration, or related work experience
  • PhD in Science, Engineering, or related field
Preferred Skills
  • Experience with ARM CoreSight architecture and debug interfaces
  • Experience with AXI Bus protocol
  • Experience with PCIe and/or USB peripheral subsystems
  • Low Power design and implementation
  • Chip interconnect (NOC) implementation
Pay range and Other Compensation & Benefits

$126,700.00 - $190,100.00. The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants. In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

EEO Statement

Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

#J-18808-Ljbffr

What Qualcomm employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom


Qualcomm logo

About Qualcomm

Sourced by ZipRecruiter

Qualcomm is enabling a world where everyone and everything can be intelligently connected. You interact with products and technologies made possible by Qualcomm every day, including 5G-enabled smartphones that double as pro-level cameras and gaming devices, smarter vehicles and cities, and the technology behind the smart, connected factories that manufactured your latest purchase. Our powerful connectivity solutions keep you connected—even in remote areas. Qualcomm 5G and AI innovations are the power behind the connected intelligent edge. You’ll find our technologies behind and inside the innovations that deliver significant value across multiple industries and to billions of people every day.

Industry

Technology, communication and media

Company size

10,000+ Employees

Headquarters location

San Diego, CA, US

Year founded

1985