VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
ASIC Verification Engineer
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
ASIC Verification Engineer
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
ASIC Senior Verification Engineer
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
ASIC Senior Verification Engineer
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Lead, mentor, and manage a team of verification engineers to meet project milestones and ... In-depth knowledge of VLSI verification flows , concepts, methodologies and interfaces with ...
Lead, mentor, and manage a team of verification engineers to meet project milestones and ... In-depth knowledge of VLSI verification flows , concepts, methodologies and interfaces with ...
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer
Sunnyvale, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer
Durham, NC · On-site
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer
Durham, NC · On-site
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC / VLSI Engineers
Milpitas, CA · On-site
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Quick apply
ASIC / VLSI Engineers
Milpitas, CA · On-site
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Design Verification Engineer
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Design Verification Engineer
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Verification Engineer
Englewood, CO · Hybrid
$130K - $200K/yr
What you will be doing * Plan & implement UVM verification environments developing tests ... VLSI Engineer, Location: Englewood, CO - 80113
Verification Engineer
Englewood, CO · Hybrid
$130K - $200K/yr
What you will be doing * Plan & implement UVM verification environments developing tests ... VLSI Engineer, Location: Englewood, CO - 80113
Design Verification Engineer
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Design Verification Engineer
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Verification Engineer
Englewood, CO · Hybrid
$130K - $200K/yr
What you will be doing * Plan & implement UVM verification environments developing tests ... VLSI Engineer, Location: Englewood, CO - 80113
Verification Engineer
Englewood, CO · Hybrid
$130K - $200K/yr
What you will be doing * Plan & implement UVM verification environments developing tests ... VLSI Engineer, Location: Englewood, CO - 80113
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Principal ASIC Verification Engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Vlsi Verification Engineer information
See salary details
$80K - $91.2K
1% of jobs
$91.2K - $102.5K
1% of jobs
$102.5K - $113.7K
1% of jobs
$113.7K - $124.9K
1% of jobs
$131.5K is the 25th percentile. Wages below this are outliers.
$124.9K - $136.1K
35% of jobs
The median wage is $138.3K / yr.
$136.1K - $147.4K
54% of jobs
$147.4K - $158.6K
1% of jobs
$158.6K - $169.8K
1% of jobs
$169.8K - $181K
2% of jobs
$181K - $192.3K
1% of jobs
$192.3K - $203.5K
1% of jobs
$80K
$142.6K
$203.5K
How much do vlsi verification engineer jobs pay per year?
As of Jul 11, 2026, the average yearly pay for vlsi verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.
What are the typical daily responsibilities of a VLSI Verification Engineer?
A VLSI Verification Engineer's daily responsibilities generally include developing testbenches, writing and executing test cases using hardware description languages, and analyzing simulation results to identify and resolve design issues. They collaborate closely with design engineers and software teams to review specifications and ensure comprehensive coverage of verification requirements. In addition, they often document verification plans, participate in code reviews, and contribute to the continuous improvement of verification methodologies. This blend of hands-on technical work and collaborative problem-solving provides variety and drives the quality and functionality of semiconductor products.
Are VLSI engineers in demand?
VLSI verification engineers are in high demand due to the growth of semiconductor and integrated circuit industries. Their expertise in hardware description languages, simulation tools, and design validation makes them valuable as companies seek to develop advanced chips and electronic systems.
What engineers make $500,000?
VLSI Verification Engineers with extensive experience, advanced skills in hardware description languages, and expertise in verification tools can reach salaries around $500,000, especially in senior or lead roles at major technology companies. High compensation often reflects specialized knowledge, certifications, and leadership responsibilities in the semiconductor industry.
What are the key skills and qualifications needed to thrive in the Vlsi Verification Engineer position, and why are they important?
A VLSI Verification Engineer should possess a solid understanding of digital and analog circuit design, hardware description languages (such as Verilog or VHDL), and strong analytical skills, typically supported by a degree in electrical or electronics engineering. Familiarity with industry-standard verification tools like UVM, SystemVerilog, and simulators, as well as relevant certifications (e.g., in VLSI design), is highly valuable. Excellent problem-solving abilities, attention to detail, and effective communication skills help engineers work efficiently within multidisciplinary teams. These competencies are critical for identifying design flaws early, ensuring chip functionality, and delivering reliable semiconductor products to market.
What is the salary of VLSI design verification engineer?
The salary of a VLSI verification engineer typically ranges from $80,000 to $130,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages and verification tools can earn higher salaries.
What is a VLSI Verification Engineer job?
A VLSI Verification Engineer is responsible for ensuring the functionality and correctness of complex semiconductor designs before fabrication. They develop and execute test plans using verification methodologies like UVM, SystemVerilog, or formal verification techniques. Their role includes writing testbenches, running simulations, debugging design issues, and collaborating with design teams to meet specifications. Verification engineers play a crucial role in reducing errors, improving design efficiency, and ensuring the final silicon meets performance and reliability standards.
What does a VLSI verification engineer do?
A VLSI verification engineer tests and verifies integrated circuit designs to ensure they function correctly before manufacturing. They develop test plans, write simulation scripts, and use tools like SystemVerilog and UVM to identify and fix design errors, supporting the development of reliable semiconductor chips.
More about Vlsi Verification Engineer jobs
What cities are hiring for Vlsi Verification Engineer jobs? Cities with the most Vlsi Verification Engineer job openings:
What are the most commonly searched types of Vlsi Verification Engineer jobs? The most popular types of Vlsi Verification Engineer jobs are:
What states have the most Vlsi Verification Engineer jobs? States with the most job openings for Vlsi Verification Engineer jobs include:
What job categories do people searching Vlsi Verification Engineer jobs look for? The top searched job categories for Vlsi Verification Engineer jobs are:
$159K/yr
Contractor
Re-posted 22 days ago
Job description
Company Description
EROS Technologies was founded with a simple motive of offering the clients exactly what they want, how they want and when they want it. By leveraging for its clients its technological edge and right-sourcing advantage, EROS in a short period of time has grown to become one of the most trusted strategic technology partners. Treating every client as the top priority, we customize our solutions and services to align with the unique needs of each client.
Job Description
Job Title: VLSI Verification Engineer
Location: Santa Clara, CA
Duration 6 Month Contract
Job description:
Verification engineers - OVM/UVM is Mandatory
CPU subsystem/DDR/Modem verification
Additional Information
All your information will be kept confidential according to EEO guidelines.
About Eros Technologies
Sourced by ZipRecruiter
We create a culture that inspires us to work smart, together. Experience Eros is dedicated to delivering services to all our Fortune 100 to Fortune 500, SME, and Enterprise customers in the USA, Canada, and India. Eros Technologies is a leading Global Consulting and IT services company, offering a wider variety of solutions customized to the needs of demanding industries and diversified business environments. We help clients move forward in every part of their businesses, from strategic planning to day-to-day operations by enhancing our consulting and outsourcing expertise with alliances and other capabilities. Eros can mobilize the right people, skills, and technologies to help its clients improve their performances. We create Solutions with the aim of increasing your organization’s efficiency, productivity, and profits.
Industry
Human resources consulting services
Company size
1,001 - 5,000 Employees
Headquarters location
Lewes, DE, US
Year founded
2015