Santa Clara, CA · On-site
$159K/yr
VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
Santa Clara, CA · On-site
$159K/yr
VLSI Verification Engineer Location: Santa Clara, CA Duration 6 Month Contract Verification engineers - OVM/UVM is Mandatory CPU subsystem/DDR/Modem verification Additional Information All your ...
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
New
Austin, TX · On-site
In depth knowledge in VLSI verification flow, languages and concepts. * Experience in data path or ... Debug the functionality with design engineers. * Perform coverage collection and follow the ...
New
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Lead, mentor, and manage a team of verification engineers to meet project milestones and ... In-depth knowledge of VLSI verification flows , concepts, methodologies and interfaces with ...
Lead, mentor, and manage a team of verification engineers to meet project milestones and ... In-depth knowledge of VLSI verification flows , concepts, methodologies and interfaces with ...
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Roseville, CA · On-site
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC verification engineer This role has been designed as ''Onsite' with an expectation that you ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
Quick apply
Design Verification Engineer Compensation up to $225K DOE + strong benefits + long-term project stability. What You Need (All Roles) * 8+ years of pre-silicon ASIC / VLSI experience * Strong ...
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Irvine, CA · On-site
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Durham, NC · On-site
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Durham, NC · On-site
ASIC design/verification engineer This role has been designed as 'Hybrid' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
$146K - $178K/yr
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... Job Title: Design Verification Engineer Location: Santa Clara, CA Duration: 06 months (High ...
Principal ASIC verification engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Principal ASIC verification engineer This role has been designed as 'Hybrid' with an expectation ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Austin, TX · On-site
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... SoC Verification Engineer Location: Austin, TX Duration: 06 months (High Possibility of an ...
Austin, TX · On-site
Company Description Insilico is an End-to-End specialized VLSI, Embedded Design & Software services ... SoC Verification Engineer Location: Austin, TX Duration: 06 months (High Possibility of an ...
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC Verification Engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
Senior ASIC verification engineer This role has been designed as ''Onsite' with an expectation that ... Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems.
$80K - $91.2K
1% of jobs
$91.2K - $102.5K
1% of jobs
$102.5K - $113.7K
1% of jobs
$113.7K - $124.9K
1% of jobs
$131.5K is the 25th percentile. Wages below this are outliers.
$124.9K - $136.1K
35% of jobs
The median wage is $138.3K / yr.
$136.1K - $147.4K
54% of jobs
$147.4K - $158.6K
1% of jobs
$158.6K - $169.8K
1% of jobs
$169.8K - $181K
2% of jobs
$181K - $192.3K
1% of jobs
$192.3K - $203.5K
1% of jobs
$80K
$142.6K
$203.5K
A VLSI Verification Engineer's daily responsibilities generally include developing testbenches, writing and executing test cases using hardware description languages, and analyzing simulation results to identify and resolve design issues. They collaborate closely with design engineers and software teams to review specifications and ensure comprehensive coverage of verification requirements. In addition, they often document verification plans, participate in code reviews, and contribute to the continuous improvement of verification methodologies. This blend of hands-on technical work and collaborative problem-solving provides variety and drives the quality and functionality of semiconductor products.
A VLSI Verification Engineer should possess a solid understanding of digital and analog circuit design, hardware description languages (such as Verilog or VHDL), and strong analytical skills, typically supported by a degree in electrical or electronics engineering. Familiarity with industry-standard verification tools like UVM, SystemVerilog, and simulators, as well as relevant certifications (e.g., in VLSI design), is highly valuable. Excellent problem-solving abilities, attention to detail, and effective communication skills help engineers work efficiently within multidisciplinary teams. These competencies are critical for identifying design flaws early, ensuring chip functionality, and delivering reliable semiconductor products to market.
A VLSI Verification Engineer is responsible for ensuring the functionality and correctness of complex semiconductor designs before fabrication. They develop and execute test plans using verification methodologies like UVM, SystemVerilog, or formal verification techniques. Their role includes writing testbenches, running simulations, debugging design issues, and collaborating with design teams to meet specifications. Verification engineers play a crucial role in reducing errors, improving design efficiency, and ensuring the final silicon meets performance and reliability standards.
$159K/yr
Contractor
Posted yesterday
EROS Technologies was founded with a simple motive of offering the clients exactly what they want, how they want and when they want it. By leveraging for its clients its technological edge and right-sourcing advantage, EROS in a short period of time has grown to become one of the most trusted strategic technology partners. Treating every client as the top priority, we customize our solutions and services to align with the unique needs of each client.
Job Title: VLSI Verification Engineer
Location: Santa Clara, CA
Duration 6 Month Contract
Job description:
Verification engineers - OVM/UVM is Mandatory
CPU subsystem/DDR/Modem verification
All your information will be kept confidential according to EEO guidelines.
Sourced by ZipRecruiter
We create a culture that inspires us to work smart, together. Experience Eros is dedicated to delivering services to all our Fortune 100 to Fortune 500, SME, and Enterprise customers in the USA, Canada, and India. Eros Technologies is a leading Global Consulting and IT services company, offering a wider variety of solutions customized to the needs of demanding industries and diversified business environments. We help clients move forward in every part of their businesses, from strategic planning to day-to-day operations by enhancing our consulting and outsourcing expertise with alliances and other capabilities. Eros can mobilize the right people, skills, and technologies to help its clients improve their performances. We create Solutions with the aim of increasing your organization’s efficiency, productivity, and profits.
Human resources consulting services
1,001 - 5,000 Employees
Lewes, DE, US
2015
