1

Vlsi Verification Engineer Jobs (NOW HIRING)

GPU Formal Design Verification Engineer

Austin, TX · On-site

$134.80K - $164.50K/yr

The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification ... Knowledge of CPU or GPU design architectures, VLSI circuits, and digital logic design.Experience ...

GPU Formal Design Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

The Graphics Verification Engineer will be responsible for the pre-silicon RTL verification ... Preferred Qualifications Knowledge of CPU or GPU design architectures, VLSI circuits, and digital ...

GPU Formal Design Verification Engineer

Austin, TX · On-site

$134.80K - $164.50K/yr

Experience with CPU or GPU design architectures, VLSI circuits, and digital logic design.Experience with formal verification tools, such as JasperGold, IFV, etc.Experience in programming/scripting ...

GPU Formal Design Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

Experience with CPU or GPU design architectures, VLSI circuits, and digital logic design. Experience with formal verification tools, such as JasperGold, IFV, etc. Experience in programming/scripting ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Preferred Qualifications Hands on experience with VLSI and digital logic design and verification ... engineering or related field. Pay & Benefits At Apple, base pay is one part of our total ...

Design Verification Engineer

Santa Clara, UT · On-site

$60K - $148.50K/yr

Design Verification Engineer City: Santa Clara State/Province: California Posting Start Date: 5/20 ... VLSI Physical Place and Route. Experience: 5-8 Years. The expected compensation for this role ...

Support automated testing and verification flows through C programming and scripting. * Analyze ... Understanding ofdigital design fundamentals, computer architecture, VLSI concepts, or embedded ...

next page

Showing results 1-20

Vlsi Verification Engineer information

See salary details

$80K

$142.6K

$203.5K

How much do vlsi verification engineer jobs pay per year?

As of Jun 1, 2026, the average yearly pay for vlsi verification engineer in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is a VLSI Verification Engineer job?

A VLSI Verification Engineer is responsible for ensuring the functionality and correctness of complex semiconductor designs before fabrication. They develop and execute test plans using verification methodologies like UVM, SystemVerilog, or formal verification techniques. Their role includes writing testbenches, running simulations, debugging design issues, and collaborating with design teams to meet specifications. Verification engineers play a crucial role in reducing errors, improving design efficiency, and ensuring the final silicon meets performance and reliability standards.

What are the key skills and qualifications needed to thrive in the Vlsi Verification Engineer position, and why are they important?

A VLSI Verification Engineer should possess a solid understanding of digital and analog circuit design, hardware description languages (such as Verilog or VHDL), and strong analytical skills, typically supported by a degree in electrical or electronics engineering. Familiarity with industry-standard verification tools like UVM, SystemVerilog, and simulators, as well as relevant certifications (e.g., in VLSI design), is highly valuable. Excellent problem-solving abilities, attention to detail, and effective communication skills help engineers work efficiently within multidisciplinary teams. These competencies are critical for identifying design flaws early, ensuring chip functionality, and delivering reliable semiconductor products to market.

What are the typical daily responsibilities of a VLSI Verification Engineer?

A VLSI Verification Engineer's daily responsibilities generally include developing testbenches, writing and executing test cases using hardware description languages, and analyzing simulation results to identify and resolve design issues. They collaborate closely with design engineers and software teams to review specifications and ensure comprehensive coverage of verification requirements. In addition, they often document verification plans, participate in code reviews, and contribute to the continuous improvement of verification methodologies. This blend of hands-on technical work and collaborative problem-solving provides variety and drives the quality and functionality of semiconductor products.
What cities are hiring for Vlsi Verification Engineer jobs? Cities with the most Vlsi Verification Engineer job openings:
What are the most commonly searched types of Vlsi Verification Engineer jobs? The most popular types of Vlsi Verification Engineer jobs are:
What states have the most Vlsi Verification Engineer jobs? States with the most job openings for Vlsi Verification Engineer jobs include:
What job categories do people searching Vlsi Verification Engineer jobs look for? The top searched job categories for Vlsi Verification Engineer jobs are:
Infographic showing various Vlsi Verification Engineer job openings in the United States as of May 2026, with employment types broken down into 100% Full Time. Highlights an 100% In-person job distribution, with an average salary of $142,619 per year, or $68.6 per hour.
VLSI Design Verification Manager - Slingshot ASIC Team

VLSI Design Verification Manager - Slingshot ASIC Team

Hewlett Packard Enterprise

Fort Collins, CO

Full-time

Posted 18 days ago


Hewlett Packard Enterprise rating

8.3

Company rating: 8.3 out of 10

Based on 23 frontline employees who took The Breakroom Quiz

31st of 137 rated electronics manufacturers


Job description

VLSI Design Verification Manager - Slingshot ASIC TeamThis role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world.Our culture thrives onfinding new and better ways to accelerate what's next.We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs.We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you.Open up opportunities with HPE.

Job Description:

Job Description
Hewlett Packard Enterprise is seeking aVLSI Design Verification Managerto lead design verification forSlingshot networking ASICs, the highperformance interconnect used in HPE's flagship HPC and AI supercomputers. HPE Slingshot is a modern, Ethernetbased interconnect purposebuilt for largescale HPC and AI clusters, delivering industryleading bandwidth, low latency, adaptive routing and scalability for demanding workloads. In this role, you will lead a team of design verification engineers responsible for ensuring functional correctness and quality of complex networking ASICs used in NIC and switch products. You will own verification methodology, execution quality, and signoff readiness, while growing and mentoring engineers across a range of experience levels.
This role manages a team of approximately8-15 engineers(TCP01-TCP05)and sits at the intersection of deep technical leadership, people development, and program execution.

Responsibilities

  • Provide leadership and direction for a team responsible for all phases ofpresilicon design verification, including verification planning, testbench development, coverage closure, regression management, and signoff reviews.
  • Define, own, and evolvedesign verification methodology, ensuring consistent, highquality verification practices across block, subsystem, and fullchip scopes.
  • Ensure development of robustSystemVerilog/UVMbased environments, including stimulus, scoreboards, checkers, assertions, and functional coverage.
  • Drive regression health, failure triage, rootcause isolation, and closure of design issues in close collaboration with logic design and architecture teams.
  • Manage project deliverables, schedules, and staffing to meet program milestones and quality goals.
  • Recruit, mentor, and develop engineers; set performance expectations and support career growth across junior through senior levels.
  • Identify and drive opportunities for process improvement, reuse, automation, and efficiency in verification workflows.
  • Communicate verification status, risks, and readiness clearly to management and crossfunctional partners.
Education and Experience Required
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • Typically10+ years of experience in VLSI design verification, with strong handson background in presilicon DV.
Required Knowledge and Skills
  • Strong understanding ofSystemVerilog and UVMbased verification methodologies.
  • Demonstratedtechnical leadershipin design verification. (e.g., DV technical lead, block or project verification owner)
  • Ability to lead engineers through influence, technical credibility, mentorship, and clear communication.
  • Experience with verification planning, coveragedriven verification, regression management, and signoff readiness.
  • Proficiency with DV workflows using industry EDA simulation tools.
  • Strong analytical and problemsolving skills.
  • Excellent written and verbal communication skills.
  • Ability to operate effectively in a multisite, crossfunctional engineering environment.
Preferred Knowledge and Skills
  • Previous peoplemanagement experience, including hiring, coaching, and performance management.
  • Direct experience withSynopsys VCSlargescale regression execution, triage workflows, and performance/throughput optimization.
  • Familiarity with GitHub Enterprise Cloud development workflows and AI tools is a plus.
  • Familiarity with highperformance networking, Ethernet, SERDES, PCIe, or HPC/AI systems is a plus.
  • Experience improving verification efficiency through automation, reuse, or methodology refinement.

What We Can Offer You:

Health & Wellbeing

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#unitedstates

Job:

Engineering

Job Level:

Manager_1"The expected salary/wage range for this position is provided below. Actual offer may vary from this range based upon geographic location, work experience, education/training, and/or skill level.
- United States of America: Annual Salary USD 142,000 - 270,000 in Colorado // 135,000 - 310,500 in Minnesota & Wisconsin
The listed salary range reflects base salary. Variable incentives may also be offered."

Information about employee benefits offered in the US can be found at https://myhperewards.com/main/new-hire-enrollment.html

The estimated job application period closure is May 15 2026; this timeline is provided for transparency and internal planning purposes.

HPE is an Equal Employment Opportunity/ Veterans/Disabled/LGBT employer. We do not discriminate on the basis of race, gender, or any other protected category, and all decisions we make are made on the basis of qualifications, merit, and business need. Our goal is to be one global team that is representative of our customers, in an inclusive environment where we can continue to innovate and grow together. Please click here: Equal Employment Opportunity.

Hewlett Packard Enterprise is EEO Protected Veteran/ Individual with Disabilities.

HPE will comply with all applicable laws related to employer use of arrest and conviction records, including laws requiring employers to consider for employment qualified applicants with criminal histories.

No Fees Notice & Recruitment Fraud Disclaimer

It has come to HPE's attention that there has been an increase in recruitment fraud whereby scammer impersonate HPE or HPE-authorized recruiting agencies and offer fake employment opportunities to candidates. These scammers often seek to obtain personal information or money from candidates.

Please note that Hewlett Packard Enterprise (HPE), its direct and indirect subsidiaries and affiliated companies, and its authorized recruitment agencies/vendorswill never charge any candidate a registration fee, hiring fee, or any other fee in connection with its recruitment and hiring process.The credentials of any hiring agency that claims to be working with HPE for recruitment of talent should be verified by candidates and candidates shall be solely responsible to conduct such verification. Any candidate/individual who relies on the erroneous representations made by fraudulent employment agencies does so at their own risk, and HPE disclaims liability for any damages or claims that may result from any such communication.


What Hewlett Packard Enterprise employees say

Pay

Hours and flexibility

Workplace

Get the full story on Breakroom