ZipRecruiter

Log In

1

Ic Layout Engineer Jobs in California (NOW HIRING)

Encore Semi, Inc.

Senior IC Layout Designer

Irvine, CA · On-site

$65 - $80/hr

Senior IC Layout Designer Employment Type: Full-Time (Hourly) | Contractor Opportunities Available ... You will work closely with IC designers, verification engineers, and process teams to deliver ...

New

Encore Semi, Inc.

Senior IC Layout Designer

Sunnyvale, CA · On-site

$65 - $80/hr

Senior IC Layout Designer Employment Type: Full-Time (Hourly) | Contractor Opportunities Available ... You will work closely with IC designers, verification engineers, and process teams to deliver ...

New

Encore Semi, Inc.

Senior IC Layout Designer

Irvine, CA

$65 - $80/hr

Senior IC Layout Designer Employment Type: Full-Time (Hourly) | Contractor Opportunities Available ... You will work closely with IC designers, verification engineers, and process teams to deliver ...

New

Glow Networks

Analog Layout Engineer

Santa Clara, CA · On-site

$237K/yr

Role: Analog Layout Engineer Location: Santa Clara, CA (Remote Option available) Duration ... Responsibilities include leading IC layout of cutting-edge high-performance, high-speed CMOS ...

next page

Showing results 1-20

All JobsIc Layout Engineer JobsIc Layout Engineer Jobs in California

Ic Layout Engineer information

See California salary details

$44.4K

$119.3K

$183.1K

How much do ic layout engineer jobs pay per year?

As of Jul 26, 2026, the average yearly pay for ic layout engineer in California is $119,266.00, according to ZipRecruiter salary data. Most workers in this role earn between $88,800.00 and $142,100.00 per year, depending on experience, location, and employer.

What are the typical daily responsibilities of an IC Layout Engineer?

IC Layout Engineers are primarily responsible for translating circuit schematics into precise physical layouts using specialized electronic design automation (EDA) tools. Their daily work often involves collaborating with circuit designers to optimize layouts for performance, checking designs for compliance with foundry rules, and running design rule checks (DRC) and layout-versus-schematic (LVS) verifications. They may also participate in project meetings, troubleshoot design issues, and update documentation as needed. This role requires both independent problem-solving and frequent teamwork to ensure that final layouts are ready for fabrication.

What are the key skills and qualifications needed to thrive in the Ic Layout Engineer position, and why are they important?

To thrive as an IC Layout Engineer, you need a strong background in electrical engineering or a related field, with expertise in analog and digital integrated circuit (IC) layout design. Proficiency in industry-standard EDA tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys, as well as familiarity with semiconductor processes and design rules, is essential. Strong attention to detail, time management, and effective communication skills are also highly valuable in this position. These skills are critical for delivering accurate, manufacturable layouts that meet stringent performance and reliability standards in fast-paced engineering environments.

What is an IC Layout Engineer job?

An IC Layout Engineer is responsible for designing the physical layout of integrated circuits (ICs), translating circuit schematics into manufacturable chip layouts. They ensure design accuracy, optimize performance, and follow foundry design rules. Using tools like Cadence Virtuoso or Synopsys IC Compiler, they create layouts for analog, digital, or mixed-signal circuits. Their work is critical in minimizing power consumption, improving efficiency, and ensuring manufacturability.

What are the most commonly searched types of Ic Layout Engineer jobs in California? The most popular types of Ic Layout Engineer jobs in California are:
What are popular job titles related to Ic Layout Engineer jobs in California? For Ic Layout Engineer jobs in California, the most frequently searched job titles are:
What job categories do people searching Ic Layout Engineer jobs in California look for? The top searched job categories for Ic Layout Engineer jobs in California are:
What cities in California are hiring for Ic Layout Engineer jobs? Cities in California with the most Ic Layout Engineer job openings:
Ic Layout Engineer jobs near you
Infographic showing various Ic Layout Engineer job openings in California as of July 2026, with employment types broken down into 94% Full Time, and 6% Contract. Highlights an 88% In-person, 6% Hybrid, and 6% Remote job distribution, with an average salary of $119,266 per year, or $57.3 per hour.
Analog IC Layout Engineer

Analog IC Layout Engineer

Neuralink

South San Francisco, CA

Other

Posted 28 days ago

Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation 

Apply