1

Ic Layout Engineer Jobs (NOW HIRING)

IC Layout Engineer III

Princeton, NJ · On-site

$92K - $122K/yr

Overview SRI International (formerly Sarnoff Corporation) is looking for a capable IC Layout Engineer in our Princeton, NJ office. The successful candidate will be presented with challenges in IC ...

IC Layout Engineer III

Princeton, NJ · On-site

$92K - $122K/yr

Overview SRI International (formerly Sarnoff Corporation) is looking for a capable IC Layout Engineer in our Princeton, NJ office. The successful candidate will be presented with challenges in IC ...

SRI International (formerly Sarnoff Corporation) is looking for a capable IC Layout Engineer in our Princeton, NJ office. The successful candidate will be presented with challenges in IC Layout and ...

Analog IC Layout Engineer

South San Francisco, CA · On-site

$83K - $139K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

As an Analog IC Layout Engineer, your responsibilities will include: * Crafting state-of-the-art layouts for mixed-signal and analog circuits * Amplifiers * Filters * Switched capacitor circuits

Staff Analog IC Layout Engineer

San Diego, CA · On-site

$120K - $180K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Bachelor's degree in Electrical Engineering or a related field * Minimum of 8 years of professional experience in analog and mixed-signal IC layout design * Strong knowledge of analog CMOS circuits ...

Staff Analog IC Layout Engineer

San Diego, CA · On-site

$120K - $180K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

  • PTO

Bachelor's degree in Electrical Engineering or a related field * Minimum of 8 years of professional experience in analog and mixed-signal IC layout design * Strong knowledge of analog CMOS circuits ...

ANalog Layout Engineer

San Jose, CA · On-site

$236K/yr

Senior High-Speed Mixed-Signal / Analog IC Layout Engineer (San Jose, CA)As an Analog Layout Engineer, you will be responsible for: Layout of Analog / High Speed transceiver circuit blocks such as ...

Junior IC Layout Design Engineer

Richardson, TX · Hybrid

  • Medical

  • Dental

  • Vision

  • Retirement

Position Overview IC Enable is seeking a motivated and detail-oriented Junior IC Layout Design Engineer to join our growing team in Richardson, Texas. This role is ideal for an early-career engineer ...

IC Layout Design Engineer

Richardson, TX · Hybrid

  • Medical

  • Dental

  • Vision

  • Retirement

The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the ...

Sr. Principal IC Layout Designer

Greensboro, NC · On-site

$114K - $220K/yr

  • Medical

  • Retirement

  • PTO

Sr. Principal IC Layout Designer Posting Start Date: 7/10/26 Job Location(s): Greensboro If you are ... Partner with senior analog/RFIC layout engineers to design cellular-band RFICs, including LNAs, RF ...

Sr. Principal IC Layout Designer Posting Start Date: 7/10/26 Job Location(s): Greensboro If you are ... Partner with senior analog/RFIC layout engineers to design cellular-band RFICs, including LNAs, RF ...

Sr. Principal IC Layout Designer

Greensboro, NC · On-site

$114K - $220K/yr

  • Medical

  • Retirement

  • PTO

Sr. Principal IC Layout Designer Posting Start Date: 7/10/26 Job Location(s): Greensboro If you are ... Partner with senior analog/RFIC layout engineers to design cellular-band RFICs, including LNAs, RF ...

Analog Layout Engineer

San Jose, CA · On-site

$100 - $110/hr

Senior High-Speed Mixed-Signal / Analog IC Layout Engineer (San Jose, CA) As an Analog Layout Engineer, you will be responsible for: Layout of Analog / High Speed transceiver circuit blocks such as ...

next page

Showing results 1-20

Ic Layout Engineer information

See salary details

$45K

$120.8K

$185.5K

How much do ic layout engineer jobs pay per year?

As of Aug 16, 2026, the average yearly pay for ic layout engineer in the United States is $120,849.00, according to ZipRecruiter salary data. Most workers in this role earn between $90,000.00 and $144,000.00 per year, depending on experience, location, and employer.

What are the typical daily responsibilities of an IC layout engineer?

IC Layout Engineers are primarily responsible for translating circuit schematics into precise physical layouts using specialized electronic design automation (EDA) tools. Their daily work often involves collaborating with circuit designers to optimize layouts for performance, checking designs for compliance with foundry rules, and running design rule checks (DRC) and layout-versus-schematic (LVS) verifications. They may also participate in project meetings, troubleshoot design issues, and update documentation as needed. This role requires both independent problem-solving and frequent teamwork to ensure that final layouts are ready for fabrication.

What are the key skills and qualifications needed to thrive in the IC layout engineer position, and why are they important?

To thrive as an IC Layout Engineer, you need a strong background in electrical engineering or a related field, with expertise in analog and digital integrated circuit (IC) layout design. Proficiency in industry-standard EDA tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys, as well as familiarity with semiconductor processes and design rules, is essential. Strong attention to detail, time management, and effective communication skills are also highly valuable in this position. These skills are critical for delivering accurate, manufacturable layouts that meet stringent performance and reliability standards in fast-paced engineering environments.

What is an IC layout engineer?

An IC Layout Engineer is responsible for designing the physical layout of integrated circuits (ICs), translating circuit schematics into manufacturable chip layouts. They ensure design accuracy, optimize performance, and follow foundry design rules. Using tools like Cadence Virtuoso or Synopsys IC Compiler, they create layouts for analog, digital, or mixed-signal circuits. Their work is critical in minimizing power consumption, improving efficiency, and ensuring manufacturability.

More about Ic Layout Engineer jobs

What cities are hiring for Ic Layout Engineer jobs?

Cities with the most Ic Layout Engineer job openings:

What are the most commonly searched types of Ic Layout Engineer jobs?

The most popular types of Ic Layout Engineer jobs are:

What states have the most Ic Layout Engineer jobs?

States with the most job openings for Ic Layout Engineer jobs include:

Infographic showing various Ic Layout Engineer job openings in the United States as of August 2026, with employment types broken down into 92% Full Time, 2% Part Time, and 6% Contract. Highlights an 86% Physical, 5% Hybrid, and 9% Remote job distribution, with an average salary of $120,849 per year, or $58.1 per hour.

Analog IC Layout Engineer

Neuralink

South San Francisco, CA

Full-time

Re-posted 18 days ago


Job description

Team Description:

The Brain Interfaces Soc Department delivers chip architecture and silicon implementation of neural recording and stimulation system-on-chip (SoC) for high-bandwidth brain-computer interfaces. We have crafted a team of exceptional engineers whose mission is to push the frontiers of what is possible today and define the future.

Job Description and Responsibilities:

We are looking for experienced and hands-on engineers with a creative and initiative mindset, who are interested in exploring the next-generation chip design with advanced architectures and hardware accelerators with a goal of enhancing the energy efficiency, information entropy, and scalability of our wireless brain-computer interfaces towards the physical limit of silicon technology. The ideal candidates are energetic people who get excited about building things, are highly analytical, and enjoy tackling new problems. You will have the opportunity to collaborate closely with chip designers, electrical engineers, algorithms engineers, and software engineers on a small, agile team. As an Analog IC Layout Engineer, your responsibilities will include:

  • Crafting state-of-the-art layouts for mixed-signal and analog circuits
    • Amplifiers
    • Filters
    • Switched capacitor circuits
    • Oscillators
    • Data converters
    • Power management circuits
  • Reviewing layout floorplans and analyzing high-fidelity circuits with circuit engineers
  • Physical verification of custom IC mask layouts (LVS, DRC, ERC)

Required Qualifications:

  • Bachelor of Science in Computer Engineering or related field
  • 2+ years of experience in analog and mixed-signal IC layout design
  • 1+ year experience with FinFET technologies
  • Ability to identify the best approach to solving problems

Preferred Qualifications:

  • Programming/scripting knowledge in SKILL, TCL, Shell, C/C++, and/or Python
  • Proven expertise in implementing analog and mixed-signal layout designs, achieving tight matching, low noise, and low power consumption
  • Understanding on failure-prone circuit and layout structures
  • Experience with analog DFM standards
  • Experience with layout P-cell design and implementation
  • Experience with layout automation