1

Ic Layout Engineer Jobs in Texas (NOW HIRING)

Position Overview We are seeking an experienced IC Layout Engineer to support a high-priority project and help address increased design workload. The ideal candidate will have strong custom IC layout ...

New

Senior IC Layout Designer Employment Type: Full-Time (Hourly) | Contractor Opportunities Available ... You will work closely with IC designers, verification engineers, and process teams to deliver ...

New

Senior IC Layout Designer

Austin, TX ยท On-site

$65 - $80/hr

Senior IC Layout Designer Employment Type: Full-Time (Hourly) | Contractor Opportunities Available ... You will work closely with IC designers, verification engineers, and process teams to deliver ...

New

The team has an exciting opportunity for a IC Layout Design Engineer V to join our diverse team executing full-custom integrated circuit development with specific responsibility for driving the ...

Associates Degree in Electronic/IC layout CAD specialization or related program and 10+years of IC ... Proactively work with design engineers to achieve efficient circuit performance * Design analog ...

Direct IC layout to ensure performance, reliability, and manufacturability * Characterize silicon prototypes and develop test specifications in coordination with test and product engineering teams

IC Enable benefits include Medical, Dental, Vision and Ancillary benefits, 401K Plan with Company ... You will work along our layout engineers and RF designers to build detailed transistor-level layout ...

Supervise IC layout of digital blocks to ensure timing, power, and signal integrity requirements ... Engineer your future. We empower our employees to truly own their career and development. Come ...

Digital IC Design Engineer

Dallas, TX ยท On-site

$123K/yr

Digital Design Engineer Change the world. Love your job. Texas Instruments is seeking a Digital ... Supervise IC layout of digital blocks to ensure timing, power, and signal integrity requirements ...

next page

Showing results 1-20

Ic Layout Engineer information

See Texas salary details

$41.9K

$112.6K

$172.8K

How much do ic layout engineer jobs pay per year?

As of Jul 26, 2026, the average yearly pay for ic layout engineer in Texas is $112,589.00, according to ZipRecruiter salary data. Most workers in this role earn between $83,800.00 and $134,200.00 per year, depending on experience, location, and employer.

What are the typical daily responsibilities of an IC Layout Engineer?

IC Layout Engineers are primarily responsible for translating circuit schematics into precise physical layouts using specialized electronic design automation (EDA) tools. Their daily work often involves collaborating with circuit designers to optimize layouts for performance, checking designs for compliance with foundry rules, and running design rule checks (DRC) and layout-versus-schematic (LVS) verifications. They may also participate in project meetings, troubleshoot design issues, and update documentation as needed. This role requires both independent problem-solving and frequent teamwork to ensure that final layouts are ready for fabrication.

What are the key skills and qualifications needed to thrive in the Ic Layout Engineer position, and why are they important?

To thrive as an IC Layout Engineer, you need a strong background in electrical engineering or a related field, with expertise in analog and digital integrated circuit (IC) layout design. Proficiency in industry-standard EDA tools such as Cadence Virtuoso, Mentor Graphics, or Synopsys, as well as familiarity with semiconductor processes and design rules, is essential. Strong attention to detail, time management, and effective communication skills are also highly valuable in this position. These skills are critical for delivering accurate, manufacturable layouts that meet stringent performance and reliability standards in fast-paced engineering environments.

What is an IC Layout Engineer job?

An IC Layout Engineer is responsible for designing the physical layout of integrated circuits (ICs), translating circuit schematics into manufacturable chip layouts. They ensure design accuracy, optimize performance, and follow foundry design rules. Using tools like Cadence Virtuoso or Synopsys IC Compiler, they create layouts for analog, digital, or mixed-signal circuits. Their work is critical in minimizing power consumption, improving efficiency, and ensuring manufacturability.

What are the most commonly searched types of Ic Layout Engineer jobs in Texas? The most popular types of Ic Layout Engineer jobs in Texas are:
What cities in Texas are hiring for Ic Layout Engineer jobs? Cities in Texas with the most Ic Layout Engineer job openings:
Infographic showing various Ic Layout Engineer job openings in Texas as of July 2026, with employment types broken down into 95% Full Time, and 5% Contract. Highlights an 90% In-person, 5% Hybrid, and 5% Remote job distribution, with an average salary of $112,589 per year, or $54.1 per hour.

IC LAYOUT ENGINEER

Galaxy Infotech INC

Plano, TX โ€ข On-site

Other

Posted 2 days ago


Job description

Must share LinkedIn URL along with DL Copy

Aragio 

Plano, TX (right outside Dallas)

Duration โ€“ 3 months

I am looking for a layout engineer to cover an overload. The need is to have experience in TSMC12/16 or TSMC lower nodes. 

Position Overview

We are seeking an experienced IC Layout Engineer to support a high-priority project and help address increased design workload. The ideal candidate will have strong custom IC layout experience with advanced TSMC process technologies and a proven track record of delivering high-quality layouts in complex semiconductor designs.

Key Responsibilities

  • Perform custom IC layout design for analog, mixed-signal, and/or digital integrated circuits.
  • Create and verify transistor-level layouts while ensuring compliance with foundry design rules.
  • Work closely with design, verification, and physical design teams to achieve performance, area, and reliability targets.
  • Execute layout verification activities including DRC, LVS, ERC, and parasitic extraction.
  • Support layout optimization for performance, power, and manufacturability.
  • Collaborate with cross-functional teams to meet project schedules and tapeout milestones.

Required Qualifications

  • Proven experience as an IC Layout Engineer in advanced semiconductor process technologies.
  • Hands-on layout experience with TSMC 12nm, 16nm, or more advanced process nodes.
  • Strong understanding of semiconductor fabrication processes and physical design methodologies.
  • Experience performing DRC, LVS, and parasitic extraction signoff.
  • Proficiency with industry-standard EDA tools such as Cadence Virtuoso and Calibre.
  • Ability to work independently and contribute immediately in a fast-paced development environment.

Preferred Qualifications

  • Experience with FinFET technologies.
  • Background in high-speed, mixed-signal, RF, networking, AI/ML, or data center semiconductor products.
  • Prior tapeout experience in advanced TSMC nodes.
  • Strong communication and collaboration skills.

Duration

Contract opportunity with the potential for extension based on project needs.