GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
GPU Physical Design Engineer
Austin, TX · On-site
$134K - $138K/yr
This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to ...
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
As part of the AI for Chip Design team, you will develop agentic AI solutions to craft the micro-architecture, implement the RTL, and deliver a fully verified, synthesis/timing clean design.
Ericsson GmbH in Austin, Texas, is hiring a Principal RTL Methodology Architect who will lead ... chip design. #J-18808-Ljbffr
Ericsson GmbH in Austin, Texas, is hiring a Principal RTL Methodology Architect who will lead ... chip design. #J-18808-Ljbffr
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a ... Good architecture and RTL design knowledge * Strong expertise in modern C++, compiler, build ...
Design Verification Intern -RISCV CPU
$50 - $70/hr
... leading AI/ML architecture. You will be mentored by and work alongside a group of highly ... Debug RTL code and assist in making real design changes that impact chip development. * Build tools ...
Design Verification Intern -RISCV CPU
$50 - $70/hr
... leading AI/ML architecture. You will be mentored by and work alongside a group of highly ... Debug RTL code and assist in making real design changes that impact chip development. * Build tools ...
FE RTL Infrastructure - CAD Engineer
Austin, TX · On-site
$164K/yr
An important key aspect of this position is driving innovation through building generative AI ... Apple's chip design efforts. Minimum Qualifications Minimum of BS degree + 10 years of relevant ...
FE RTL Infrastructure - CAD Engineer
Austin, TX · On-site
$164K/yr
An important key aspect of this position is driving innovation through building generative AI ... Apple's chip design efforts. Minimum Qualifications Minimum of BS degree + 10 years of relevant ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
FE RTL Infrastructure - CAD Engineer
$184K - $324K/yr
An important key aspect of this position is driving innovation through building generative AI ... chip design efforts. Preferred Qualifications Experience with Front-End EDA tools such as Clock ...
Design Verification Intern -RISCV CPU
Austin, TX · On-site
$50 - $70/hr
With AI redefining the computing paradigm, solutions must evolve to unify innovations in software ... Debug RTL code and assist in making real design changes that impact chip development. * Build tools ...
Design Verification Intern -RISCV CPU
Austin, TX · On-site
$50 - $70/hr
With AI redefining the computing paradigm, solutions must evolve to unify innovations in software ... Debug RTL code and assist in making real design changes that impact chip development. * Build tools ...
Chip Lead / Physical Design Director
Austin, TX · On-site
$134K - $138K/yr
... AI initiatives to improve quality and efficiency. * Work closely with customer or internal RTL ... Demonstrated experience in complete design closure for chip top-level projects. * Expertise in PPA ...
Chip Lead / Physical Design Director
Austin, TX · On-site
$134K - $138K/yr
... AI initiatives to improve quality and efficiency. * Work closely with customer or internal RTL ... Demonstrated experience in complete design closure for chip top-level projects. * Expertise in PPA ...
GenAI Physical Synthesis Engineer
Austin, TX · On-site
$134K - $138K/yr
... our RTL-to-GDS implementation flows. You will be directly responsible for creating AI-powered ... AI applications for EDA or chip design
GenAI Physical Synthesis Engineer
Austin, TX · On-site
$134K - $138K/yr
... our RTL-to-GDS implementation flows. You will be directly responsible for creating AI-powered ... AI applications for EDA or chip design
... our chip-design process. - You'll play a crucial role in developing generative AI and machine learning solutions for optimizations in RTL Design, Verification, and Power/Performance/Area efforts ...
... our chip-design process. - You'll play a crucial role in developing generative AI and machine learning solutions for optimizations in RTL Design, Verification, and Power/Performance/Area efforts ...
Interconnect Micro-architect/RTL Design Engineer
Austin, TX · On-site
$156K/yr
... AI and beyond. Together, we advance your career. The Role: As a member of the Infinity Fabric Architecture and RTL team, you will design and implement key components of a scalable, coherent on-chip ...
Interconnect Micro-architect/RTL Design Engineer
Austin, TX · On-site
$156K/yr
... AI and beyond. Together, we advance your career. The Role: As a member of the Infinity Fabric Architecture and RTL team, you will design and implement key components of a scalable, coherent on-chip ...
SOC Emulation Engineer - Hardware Emulation Infrastructure
Austin, TX · On-site
$100K - $500K/yr
With AI redefining the computing paradigm, solutions must evolve to unify innovations in software ... Gaining a holistic view of chip development by bridging the gap between hardware RTL and software ...
SOC Emulation Engineer - Hardware Emulation Infrastructure
Austin, TX · On-site
$100K - $500K/yr
With AI redefining the computing paradigm, solutions must evolve to unify innovations in software ... Gaining a holistic view of chip development by bridging the gap between hardware RTL and software ...
Senior CPU RTL Design Engineer - Power Management
Austin, TX · On-site
$164K - $269K/yr
Partner with SoC integration teams for full-chip delivery * Contribute to design methodology ... RTL development (Verilog/SystemVerilog) * Debug and system-level design understanding Preferred ...
Senior CPU RTL Design Engineer - Power Management
Austin, TX · On-site
$164K - $269K/yr
Partner with SoC integration teams for full-chip delivery * Contribute to design methodology ... RTL development (Verilog/SystemVerilog) * Debug and system-level design understanding Preferred ...
... AI and beyond. Together, we advance your career. The Role: As a member of the Infinity Fabric Architecture and RTL team, you will design and implement key components of a scalable, coherent on-chip ...
... AI and beyond. Together, we advance your career. The Role: As a member of the Infinity Fabric Architecture and RTL team, you will design and implement key components of a scalable, coherent on-chip ...
Ai Chip Design Rtl information
What is a $900000 AI job?
A $900,000 AI job typically refers to a high-level position in artificial intelligence, such as senior AI researcher, machine learning engineer, or AI architect, often requiring advanced skills in deep learning, neural networks, and hardware design like RTL for AI chips. Such roles usually involve leadership, extensive experience, and may include stock options or bonuses, with compensation reflecting expertise and impact on AI hardware development.
What is the difference between Ai Chip Design Rtl vs Ai Chip Verification Engineer?
| Aspect | Ai Chip Design Rtl | Ai Chip Verification Engineer |
|---|---|---|
| Primary Focus | Developing and implementing Register Transfer Level (RTL) code for AI chips | Verifying and validating RTL designs to ensure functionality |
| Skills Required | HDL languages (Verilog/VHDL), digital design, FPGA/ASIC knowledge | Simulation, testbench creation, debugging, scripting skills |
| Work Environment | Design teams, hardware development labs, EDA tools | Verification teams, simulation environments, test setups |
| Certifications | Hardware design certifications, FPGA/ASIC training | Verification methodologies, UVM, SystemVerilog certifications |
While Ai Chip Design Rtl focuses on creating the hardware description code for AI chips, Ai Chip Verification Engineer ensures that the RTL design functions correctly through rigorous testing. Both roles require knowledge of HDL languages and work closely within hardware development teams, but their core responsibilities differ—design versus verification.
Will AI replace RTL designers?
AI chip design RTL (Register Transfer Level) development involves creating hardware descriptions that require expert knowledge of digital logic and hardware architecture. While AI tools can assist in automating certain tasks like code generation and verification, they are unlikely to fully replace RTL designers, as human expertise is essential for complex decision-making, optimization, and ensuring design correctness. RTL designers will continue to play a critical role in the chip design process, often working alongside AI-assisted tools to improve efficiency and innovation.
What are some common challenges faced by AI Chip Design RTL engineers during the verification process?
AI Chip Design RTL engineers often encounter challenges in ensuring their designs meet complex functional and performance requirements, especially given the rapid pace of AI hardware advancements. Verification can be particularly demanding due to the need to simulate and test intricate AI workloads, manage large datasets, and debug subtle timing or logic errors. Collaboration with verification teams, system architects, and software engineers is essential to address these issues efficiently and to ensure seamless integration of the RTL code into the broader chip design. Staying up-to-date with the latest verification tools and methodologies is also crucial for success in this role.
Which 3 jobs will survive AI?
AI Chip Design RTL professionals are likely to continue in demand due to the specialized technical skills required for hardware description languages like Verilog and VHDL, which are less easily automated. Jobs involving complex problem-solving, system integration, and hardware-software interface design, such as hardware engineers, system architects, and verification engineers, are also expected to persist. These roles require domain expertise and critical thinking that complement AI automation capabilities.
What are AI Chip Design RTL engineers?
AI Chip Design RTL (Register Transfer Level) engineers are specialists who design the digital logic for chips used in artificial intelligence applications. They use hardware description languages like Verilog or VHDL to create and validate the architecture and functionality of these chips before they are manufactured. Their work ensures that AI processors are efficient, high-performing, and meet the requirements of modern AI workloads. RTL engineers collaborate closely with verification, software, and hardware teams to optimize chip performance and power consumption.
What is the salary of RTL design?
The salary for an RTL (Register Transfer Level) design engineer typically ranges from $80,000 to $150,000 annually, depending on experience, location, and company size. Entry-level positions may start lower, while experienced engineers with specialized skills in hardware description languages like VHDL or Verilog can earn higher salaries.
What are the key skills and qualifications needed to thrive as an AI Chip Design RTL Engineer, and why are they important?
To thrive as an AI Chip Design RTL Engineer, you need a solid background in digital design, computer architecture, and proficiency in Hardware Description Languages (HDLs) like Verilog or VHDL, often supported by a degree in electrical or computer engineering. Experience with simulation tools (e.g., ModelSim, Synopsys), ASIC/FPGA design flows, and relevant certifications are highly valued. Strong problem-solving abilities, attention to detail, and effective teamwork and communication skills help you excel in collaborative and complex design environments. These competencies are crucial for creating efficient, reliable AI hardware that meets performance and power requirements in a fast-evolving field.
What are popular job titles related to Ai Chip Design Rtl jobs in Texas? For Ai Chip Design Rtl jobs in Texas, the most frequently searched job titles are:
What job categories do people searching Ai Chip Design Rtl jobs in Texas look for? The top searched job categories for Ai Chip Design Rtl jobs in Texas are:
What cities in Texas are hiring for Ai Chip Design Rtl jobs? Cities in Texas with the most Ai Chip Design Rtl job openings:
Apple rating
8.1
Based on 670 frontline employees who took The Breakroom Quiz
5th of 30 rated technology retailers
Job description
Do you love creating sophisticated solutions to highly complex challenges? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient GPU! You’ll ensure Apple products and services can seamlessly handle the tasks that make them beloved by millions! Joining this group means crafting and building the technology that fuels Apple’s devices. Together, we enable our customers to do all the things they love with their devices. This role requires a mix of strategic engineering along with hands-on experience in physical design and large chip integration, being responsible for implementing complete chip design from RTL to tapeout.
Description
- Work closely with the FE team to understand chip architecture and drive physical aspects early in design cycle.
- Drive outstanding PD construction and optimization recipes for performance, power and Area (PPA).
- Work on pioneering designs in the latest technology nodes.
- Collaborate to drive methodologies and “best known methods” to streamline PD work, come up with guidelines and checklists, drive execution, and supervise progress.
- Drive the work among place and route engineers, set goals and breakthroughs, plan short and long-term work, understand dependencies between different domains like top, STA, block PnR.
- Lead and resolve design and flow issues related to physical design, identify potential solutions and drive execution.
Preferred Qualifications
Masters degree preferred.
We value ability in all aspects of ASIC implementation including Synthesis, DFT insertion, Floorplanning, Clock and Power distribution, Place and Route and all aspects of timing, electrical and physical signoff.
Experience working with EDA tools and exposure to their APIs.
Use design knowledge and innovative physical construction and optimization flows to push performance, power, and Area (PPA) of GPU designs.
Knowledge of multi-voltage, power gated, and power retention concepts will be an advantage.
Practical knowledge with hierarchical design approach, top-down design, budgeting, timing, and physical convergence will be an asset.
Minimum Qualifications
Bachelors degree in Engineering or Computer Science required.
Experience or coursework in one or more of the following areas: physical design, synthesis, DFT or clocking.
Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI concepts.
Experience with scripting languages such as TCL, Python, Perl or shell scripting.
Description
- Work closely with the FE team to understand chip architecture and drive physical aspects early in design cycle.
- Drive outstanding PD construction and optimization recipes for performance, power and Area (PPA).
- Work on pioneering designs in the latest technology nodes.
- Collaborate to drive methodologies and “best known methods” to streamline PD work, come up with guidelines and checklists, drive execution, and supervise progress.
- Drive the work among place and route engineers, set goals and breakthroughs, plan short and long-term work, understand dependencies between different domains like top, STA, block PnR.
- Lead and resolve design and flow issues related to physical design, identify potential solutions and drive execution.
Preferred Qualifications
Masters degree preferred.
We value ability in all aspects of ASIC implementation including Synthesis, DFT insertion, Floorplanning, Clock and Power distribution, Place and Route and all aspects of timing, electrical and physical signoff.
Experience working with EDA tools and exposure to their APIs.
Use design knowledge and innovative physical construction and optimization flows to push performance, power, and Area (PPA) of GPU designs.
Knowledge of multi-voltage, power gated, and power retention concepts will be an advantage.
Practical knowledge with hierarchical design approach, top-down design, budgeting, timing, and physical convergence will be an asset.
Minimum Qualifications
Bachelors degree in Engineering or Computer Science required.
Experience or coursework in one or more of the following areas: physical design, synthesis, DFT or clocking.
Experience or coursework with digital logic design, RTL, CMOS transistor logics or VLSI concepts.
Experience with scripting languages such as TCL, Python, Perl or shell scripting.
About Apple
Sourced by ZipRecruiter
Imagine what you could do here! At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, intelligent people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same real passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.
Industry
Computer and electronic product manufacturing
Company size
10,000+ Employees
Headquarters location
Cupertino, CA, US
Year founded
1976