Exposure to complete design cycle of SRAM memory and compiler development * Supervise layout engineers and review layout for optimality * Have the ability to come up with comprehensive design ...
Exposure to complete design cycle of SRAM memory and compiler development * Supervise layout engineers and review layout for optimality * Have the ability to come up with comprehensive design ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Quick apply
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
SRAM Design Engineer (7820)
San Jose, CA · On-site
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
SRAM Design Engineer (7820)
San Jose, CA · On-site
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Senior Hardware Engineer - SoC Electrical Failure Analysis
San Jose, CA · On-site
$140 - $210/hr
... DFT, SRAM design and/or integration. * Experience in driving SoC failure analysis efforts ... Experience in memory design and MBIST * Experience with schematics and layout files for ...
New
Senior Hardware Engineer - SoC Electrical Failure Analysis
San Jose, CA · On-site
$140 - $210/hr
... DFT, SRAM design and/or integration. * Experience in driving SoC failure analysis efforts ... Experience in memory design and MBIST * Experience with schematics and layout files for ...
New
SRAM Circuit Design Engineer
San Diego, CA · On-site
$142.30 - $263.30/hr
As an SRAM Circuit Designer for the Digital Custom Group, you will perform the following: * Design ... Knowledge of Cache design/architecture, memory hierarchy is a huge plus. * Working knowledge of RTL ...
New
SRAM Circuit Design Engineer
San Diego, CA · On-site
$142.30 - $263.30/hr
As an SRAM Circuit Designer for the Digital Custom Group, you will perform the following: * Design ... Knowledge of Cache design/architecture, memory hierarchy is a huge plus. * Working knowledge of RTL ...
New
3D Memory Chip Architect and Design, Principal Engineer
San Diego, CA · On-site
$192 - $288/hr
Experience in memory circuit design (SRAM/DRAM/FLASH/ROM/OPT, etc) * Experience in programming language (C/C++/Python) or scripting language (Perl/Python) * Ability to develop Verilog/Verilog‑A ...
3D Memory Chip Architect and Design, Principal Engineer
San Diego, CA · On-site
$192 - $288/hr
Experience in memory circuit design (SRAM/DRAM/FLASH/ROM/OPT, etc) * Experience in programming language (C/C++/Python) or scripting language (Perl/Python) * Ability to develop Verilog/Verilog‑A ...
Experience in memory circuit design (SRAM/DRAM/FLASH/ROM/OPT, etc) * Experience in programming language (C/C++/Phyton) or scripting language (Perl/Python) * Ability to develop Verilog/Verilog-A ...
Experience in memory circuit design (SRAM/DRAM/FLASH/ROM/OPT, etc) * Experience in programming language (C/C++/Phyton) or scripting language (Perl/Python) * Ability to develop Verilog/Verilog-A ...
Design custom memory circuits and architectures tailored specifically for AI and HPC applications. * Lead efforts in Power, Performance, and Area (PPA) optimization for custom SRAM circuits to align ...
Design custom memory circuits and architectures tailored specifically for AI and HPC applications. * Lead efforts in Power, Performance, and Area (PPA) optimization for custom SRAM circuits to align ...
Design custom memory circuits and architectures tailored specifically for AI and HPC applications. * Lead efforts in Power, Performance, and Area (PPA) optimization for custom SRAM circuits to align ...
Design custom memory circuits and architectures tailored specifically for AI and HPC applications. * Lead efforts in Power, Performance, and Area (PPA) optimization for custom SRAM circuits to align ...
R&D Engineering, Sr Architect - 15954
Sunnyvale, CA · On-site
$226K/yr
Designing, developing, and evaluating physical IP-Memory compilers (SRAM/RF/ROM/TCAM etc.). * Applying expertise in circuit design, memory architecture optimization for best in-class PPA and industry ...
R&D Engineering, Sr Architect - 15954
Sunnyvale, CA · On-site
$226K/yr
Designing, developing, and evaluating physical IP-Memory compilers (SRAM/RF/ROM/TCAM etc.). * Applying expertise in circuit design, memory architecture optimization for best in-class PPA and industry ...
Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between power, performance, and area (PPA). * Custom digital circuit ...
Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM. * Design trade-offs between power, performance, and area (PPA). * Custom digital circuit ...
Sram Memory Design information
See California salary details
$9.01 - $11.50
9% of jobs
$11.50 - $13.98
8% of jobs
$14.62 is the 25th percentile. Wages below this are outliers.
$13.98 - $16.46
28% of jobs
The median wage is $17.12 / hr.
$16.46 - $18.94
16% of jobs
$20.63 is the 75th percentile. Wages above this are outliers.
$18.94 - $21.42
20% of jobs
$21.42 - $23.90
9% of jobs
$23.90 - $26.38
4% of jobs
$26.38 - $28.86
1% of jobs
$28.86 - $31.34
1% of jobs
$31.34 - $33.82
1% of jobs
$33.82 - $36.30
2% of jobs
$9
$19
$36
How much do sram memory design jobs pay per hour?
What is SRAM memory design?
What are the key skills and qualifications needed to thrive as an SRAM memory design engineer?
What are some common challenges faced by engineers in SRAM memory design and how can they be addressed?
What is the difference between Sram Memory Design vs DRAM Memory Design?
| Aspect | Sram Memory Design | DRAM Memory Design |
|---|---|---|
| Focus | Designing static RAM cells, optimizing speed and power | Designing dynamic RAM cells, focusing on density and refresh management |
| Work Environment | Semiconductor companies, hardware design labs | Memory chip manufacturers, integrated circuit design teams |
| Credentials | Electrical engineering, specialized in digital and memory design | Electrical engineering, with emphasis on memory architectures |
Sram Memory Design and DRAM Memory Design both involve memory chip development but differ in cell technology and application focus. Sram is faster and used for cache memory, while DRAM offers higher density for main memory. Understanding these differences helps in choosing the right design approach for specific hardware needs.
What are popular job titles related to Sram Memory Design jobs in California?
For Sram Memory Design jobs in California, the most frequently searched job titles are:
What job categories do people searching Sram Memory Design jobs in California look for?
The top searched job categories for Sram Memory Design jobs in California are:
What cities in California are hiring for Sram Memory Design jobs?
Cities in California with the most Sram Memory Design job openings:

Full-time
Medical, Life, Retirement, PTO
Re-posted 22 days ago
Job description
3 weeks ago Be among the first 25 applicants
Get AI-powered advice on this job and more exclusive features.
MediaTek’s advanced Memory Design team in San Jose is looking for a senior memory design engineer to define and architect memory circuits for high performance compute ASICs targeting Cloud AI, Data Center Networking, Automotive and other Enterprise ASIC applications as well as edge AI Machine Learning (ML) Accelerator SoCs
Responsibilities
- Primary job responsibilities include close collaboration with tier-1 ASIC customers in North America to co-design embedded memory architectures and circuits in advanced nodes
- Collaborate closely with product and architecture teams to define, design, and develop high performance customized semiconductor memories including SRAM, TCAM, CPU caches and Compute-In-Memory (CIM) macros with varied PPA requirements spanning across Cloud AI, Networking, Automotive and edge AI applications
- Design dual rail custom memories from start to finish to meet customer PPA spec
- Innovate, design, and incorporate special circuits and features to achieve best-in-class PPA for custom and compiler memories
- Mentor, guide, and direct other designers, while being hands-on in digital circuit design, especially targeting memories
- Highly organized and independent design engineer who can multi-task and closely collaborate with worldwide design and CAD teams
Qualifications
- 12+ years of hands-on experience in design of embedded memories (SRAM, TCAM) for high performance processors or ASICs in advanced nodes (3nm/5nm)
- Strong track record of offering innovative solutions (papers, patents), good understanding of technology roadmap and market for embedded memories
- Strong understanding of Digital Circuit design techniques in FinFET technologies
- Exposure to complete design cycle of SRAM memory and compiler development
- Supervise layout engineers and review layout for optimality
- Have the ability to come up with comprehensive design verification plans, silicon bring-up plans for high-performance embedded memories
- Experience with LEC tools (ESPCV)
- Ability to review and coordinate layout activities
- Silicon debug and bring up experience is required
- Working knowledge of scripting in Perl/Python
- Willingness to collaborate closely with cross functional teams across the globe
Salary range: $180,000 - $260,000
Employee may be eligible for performance bonus, short and long term incentive programs. Actual total compensation will be dependent upon the individual's skills, experience and qualifications. In addition, MediaTek provides a variety of benefits including comprehensive health insurance coverage, life and disability insurance, savings plan, Company paid holidays, Paid time off (PTO), Parental leave, 401K and more.
MediaTek is an Equal Opportunity Employer that is committed to inclusion and diversity to all, regardless of age, ancestry, color, disability (mental and physical), exercising the right to family care and medical leave, gender, gender expression, gender identity, genetic information, marital status, medical condition, military or veteran status, national origin, political affiliation, race, religious creed, sex (includes pregnancy, childbirth, breastfeeding and related medical conditions), and sexual orientation.
Seniority level- Seniority levelMid-Senior level
- Employment typeFull-time
- IndustriesSemiconductor Manufacturing
Referrals increase your chances of interviewing at MediaTek by 2x
Sign in to set job alerts for “Design Engineer” roles.Menlo Park, CA $170,000.00-$240,000.00 3 weeks ago
Menlo Park, CA $139,000.00-$200,000.00 2 weeks ago
Product Design Engineer (University Grad)Sunnyvale, CA $111,000.00-$131,000.00 5 days ago
Palo Alto, CA $121,000.00-$214,000.00 2 weeks ago
Sunnyvale, CA $204,000.00-$281,000.00 3 weeks ago
Product Design Mechanical Engineer, Reality LabsSunnyvale, CA $204,000.00-$281,000.00 3 weeks ago
Sunnyvale, CA $139,000.00-$200,000.00 3 weeks ago
Sunnyvale, CA $170,000.00-$240,000.00 3 weeks ago
Mechanical Engineer (Battery Technology)Sunnyvale, CA $111,000.00-$164,000.00 3 weeks ago
Union City, CA $90,000.00-$120,000.00 2 weeks ago
Milpitas, CA $135,000.00-$150,000.00 1 day ago
Thermal Design Engineer (University Grad)Sunnyvale, CA $111,000.00-$131,000.00 3 weeks ago
Sunnyvale, CA $139,000.00-$200,000.00 3 weeks ago
Sunnyvale, CA $111,000.00-$164,000.00 3 weeks ago
Palo Alto, CA $110,000.00-$140,000.00 2 weeks ago
Fremont, CA $82,000.00-$181,000.00 3 days ago
Launch Engineer, New Product Introduction, General AssemblyPalo Alto, CA $80,000.00-$150,000.00 2 weeks ago
Product Design Engineer, Amazon Devices-HardwareSunnyvale, CA $105,600.00-$185,000.00 2 weeks ago
Menlo Park, CA $139,000.00-$200,000.00 3 weeks ago
Fremont, CA $70,000.00-$155,000.00 1 week ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr