ZipRecruiter

Log In

1

Sram Memory Design Jobs in California (NOW HIRING)

Qualcomm

Memory Designer

San Diego, CA · On-site

$164K - $246K/yr

As part of the Memory IP team, you will take innovative and revolutionary ideas and turn them into ... Knowledge in CPU L1/L2 cache design, compiler SRAM/Register File architectures and advanced custom ...

Velaura

Senior RTL Engineer

Santa Clara, CA · On-site

$200 - $500/hr

  • Medical

  • Dental

  • Vision

  • PTO

Deep expertise in memory subsystem design: caches, coherency, memory controllers (e.g., LPDDR/DDR/HBM), on-chip SRAM organization, address translation, and memory protection. * Hands-on experience ...

Apple

Circuits Implementation Engineer

Santa Clara, CA · On-site

... SRAM/Register File for low power, low voltage and high performance Custom Circuit design methodology Leading/managing projects Knowledge of Cache design/architecture and memory hierarchy Solid ...

Apple

Circuits Implementation Engineer

Santa Clara, CA · On-site

... and SRAM/Register File for low power, low voltage and high performance Custom Circuit design methodology Leading/managing projects Knowledge of Cache design/architecture, memory hierarchy and ...

previous pagenext page

Showing results 21-40

All JobsSram Memory Design JobsSram Memory Design Jobs in California

Sram Memory Design information

See California salary details

$9

$19

$36

How much do sram memory design jobs pay per hour?

As of Aug 20, 2026, the average hourly pay for sram memory design in California is $19.12, according to ZipRecruiter salary data. Most workers in this role earn between $14.23 and $21.35 per hour, depending on experience, location, and employer.

What is SRAM memory design?

SRAM memory design refers to the process of creating Static Random Access Memory (SRAM) circuits used in electronic devices for fast, temporary data storage. Designers focus on optimizing speed, power consumption, and area while ensuring data stability and reliability. The process involves schematic design, layout, verification, and testing of SRAM cells and arrays to meet specific performance requirements. SRAM is commonly used in cache memory and other high-speed applications because it retains data as long as power is supplied, without needing to be refreshed like DRAM.

What are the key skills and qualifications needed to thrive as an SRAM memory design engineer?

To thrive as an SRAM Memory Design Engineer, you need a strong background in electrical engineering, semiconductor physics, and circuit design, often supported by a relevant degree. Familiarity with EDA tools such as Cadence, Synopsys, and simulation software, along with knowledge of industry standards, is typically required. Analytical thinking, attention to detail, and effective teamwork are crucial soft skills in this role. These competencies are essential for designing reliable, high-performance memory circuits that meet stringent requirements for speed, power, and manufacturability.

What are some common challenges faced by engineers in SRAM memory design and how can they be addressed?

Engineers in SRAM Memory Design often encounter challenges such as optimizing for low power consumption while maintaining high performance and ensuring data integrity under various process, voltage, and temperature variations. Addressing these challenges requires close collaboration with process technology teams, rigorous simulation and verification, and frequent design reviews. Additionally, balancing area efficiency with speed can be complex, so ongoing learning and teamwork are essential for success in this role.

What is the difference between Sram Memory Design vs DRAM Memory Design?

AspectSram Memory DesignDRAM Memory Design
FocusDesigning static RAM cells, optimizing speed and powerDesigning dynamic RAM cells, focusing on density and refresh management
Work EnvironmentSemiconductor companies, hardware design labsMemory chip manufacturers, integrated circuit design teams
CredentialsElectrical engineering, specialized in digital and memory designElectrical engineering, with emphasis on memory architectures

Sram Memory Design and DRAM Memory Design both involve memory chip development but differ in cell technology and application focus. Sram is faster and used for cache memory, while DRAM offers higher density for main memory. Understanding these differences helps in choosing the right design approach for specific hardware needs.

What are popular job titles related to Sram Memory Design jobs in California?

For Sram Memory Design jobs in California, the most frequently searched job titles are:

What job categories do people searching Sram Memory Design jobs in California look for?

The top searched job categories for Sram Memory Design jobs in California are:

What cities in California are hiring for Sram Memory Design jobs?

Cities in California with the most Sram Memory Design job openings:

Sram Memory Design jobs near you
Infographic showing various Sram Memory Design job openings in California as of August 2026, with employment types broken down into 91% Full Time, 6% Part Time, and 3% Contract. Highlights an 82% Physical, 5% Hybrid, and 13% Remote job distribution, with an average salary of $39,777 per year, or $19.1 per hour.

RTL Design / Microarchitecture Engineer

VentureSoft Global

Sunnyvale, CA • On-site

Other

Posted 2 days ago

New

Job description

Required Qualifications:

  • Bachelor s/Master s degree in Electrical Engineering or related field
  • 5 10 years of experience in RTL design and microarchitecture
  • Strong expertise in
    • RTL design using SystemVerilog/Verilog
    • Microarchitecture development for complex digital systems
    • Performance optimization and pipelining techniques
  • Experience with simulation and debugging tools such as:
    • Synopsys VCS / Cadence Xcelium
  • Familiarity with synthesis and timing concepts (e.g., using Synopsys Design Compiler)
  • Strong understanding of digital design fundamentals (FSMs, pipelines, caches, memory interfaces)
  • Experience working in ASIC/SoC development environments

Preferred Qualifications:

  • Experience in one or more domains
    • CPU, GPU, AI/ML accelerators, networking, or high-speed data processing
  • Knowledge of memory subsystem design (SRAM, cache hierarchies, coherency)
  • Familiarity with low-power design techniques (clock gating, power domains)
  • Exposure to formal verification or linting tools
  • Experience with GLS, SDF annotation, and silicon debug
  • Scripting skills (Python/TCL) for automation
  • Understanding of hardware-software interaction (firmware, drivers)

Apply