1

Assistant Risc V Jobs in California (NOW HIRING)

CPU Verification

Santa Clara, CA · On-site

$80 - $85/hr

Analyze coverage reports and assist in closing coverage gaps. * Automate regression and ... Exposure to RISC-V architecture. * Knowledge of interconnect protocols like AXI, ACE, or CHI.

... • Applies Software knowledge to assist and support the design, development, creation ... RISC-V 64-bit server platforms. • Experience with open-source benchmarking tools (DCPerf ...

next page

Showing results 1-20

Assistant Risc V information

What is the difference between Assistant Risc V vs Embedded Systems Technician?

AspectAssistant Risc VEmbedded Systems Technician
Required CredentialsAssociate degree or technical certification in electronics or computer engineeringAssociate degree or higher in electronics, computer engineering, or related field
Work EnvironmentDesign labs, manufacturing facilities, testing environmentsIndustrial, manufacturing, or technology companies working on embedded systems
Industry UsageSemiconductor, hardware development, embedded system designEmbedded device development, hardware troubleshooting, firmware testing

The Assistant Risc V and Embedded Systems Technician roles share similar credentials and work environments, often overlapping in hardware and embedded system industries. While the Assistant Risc V focuses specifically on RISC-V architecture support, the Embedded Systems Technician has a broader scope across various embedded platforms. Both roles are essential in hardware development and testing, making them closely related in the tech industry.

What are the most commonly searched types of Risc V jobs in California? The most popular types of Risc V jobs in California are:
What are popular job titles related to Assistant Risc V jobs in California? For Assistant Risc V jobs in California, the most frequently searched job titles are:
What job categories do people searching Assistant Risc V jobs in California look for? The top searched job categories for Assistant Risc V jobs in California are:
What cities in California are hiring for Assistant Risc V jobs? Cities in California with the most Assistant Risc V job openings:
FPGA Digital Design and Verification Engineer-Contract

FPGA Digital Design and Verification Engineer-Contract

Altera Corporation

San Jose, CA • On-site

$100/hr

Full-time

This job post has expired today. Applications are no longer accepted.


Job description

Job Details:
Job Description:
Altera is seeking a highly motivated FPGA Digital Design and Verification Engineer-Contract. This 6 month ACE contract provides hands-on experience working on industry-leading programmable logic devices, SoC platforms, and verification environments. The role is ideal for candidates eager to grow their expertise in RISC-V design, SystemVerilog, UVM-based verification, and digital design methodologies.
You will collaborate with experienced engineers to design, verify, and validate RTL blocks and system-level features used in next-generation FPGA products.
Key Responsibilities
  • RISC-V design
  • Develop and maintain SystemVerilog/UVM-based verification environments for FPGA IPs and subsystems
  • Create self-checking testbenches, constrained-random tests, and functional coverage models
  • Write and debug SystemVerilog Assertions (SVA) to ensure protocol and design correctness
  • Execute and analyze simulations using industry-standard EDA tools (VCS, QuestaSim, ModelSim)
  • Assist in debugging RTL and verification failures, working closely with design engineers
  • Verify common communication protocols (e.g., UART, SPI) and custom interconnects
  • Contribute to documentation of verification plans, test strategies, and results
  • Support FPGA-based systems including AI/ML accelerators, memory interfaces, and SoC components

The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.
$100-105K USD
We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.
Qualifications:
Required Qualifications
  • Bachelor's Degree in Computer or Electrical Engineering or related field
  • 1+ years' experience in Digital Logic Design and Computer Architecture
  • RISC-V and digital design experience
  • Proficiency in SystemVerilog and Verilog
  • Knowledge of UVM, functional coverage, constrained random verification, and assertions
  • Experience using simulation and verification tools such as ModelSim, QuestaSim, or Synopsys VCS
  • Familiarity with Linux-based development environments
  • Ability to debug simulation issues and analyze waveforms effectively

Preferred Qualifications
  • Experience verifying communication protocols (UART, SPI, AXI preferred)
  • Exposure to FPGA tools such as Intel Quartus Prime or Xilinx Vivado
  • Knowledge of SVA or formal verification concepts
  • Programming or scripting experience in Python, Perl, Tcl, or C
  • Exposure to HLS, SoC design, or hardware acceleration for AI/ML workloads

Job Type:
Contract Employee (Fixed Term)
Shift:
Shift 1 (United States of America)
Primary Location:
San Jose, California, United States
Additional Locations:
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.