ZipRecruiter

Log In

1

Sram Memory Design Jobs (NOW HIRING)

Resource Point LLC

Memory Design Engineer

Troy, MI · On-site

Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. * Exposure to full embedded memory design flow: Architecture, circuit design, physical ...

Pacer Group

Memory Layout Engineer

Irvine, CA · On-site

Collaborate with SoC partners to develop cutting-edge SRAM and Register File layout designs. * Participate in design reviews, to improve the quality of memory layouts. * Stay up to date with the ...

Qualcomm

CPU SRAM Design Engineer

Austin, TX · On-site

Are you interested in joining Qualcomm's high performance CPU team as a Memory Designer? You will ... As a CPU SRAM Design Engineer, you will design, improve, and analyze digital circuits for memories.

Apple

SRAM Circuit Design Engineer

Austin, TX · On-site

As an SRAM Circuit Designer for the Digital Custom Group, you will perform the following:- Design ... Knowledge of Cache design/architecture, memory hierarchy is a huge plus.Working knowledge of RTL ...

next page

Showing results 1-20

People also search for

All JobsSram Memory Design Jobs

Sram Memory Design information

See salary details

$9

$19

$36

How much do sram memory design jobs pay per hour?

As of Jun 7, 2026, the average hourly pay for sram memory design in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What is the difference between Sram Memory Design vs DRAM Memory Design?

AspectSram Memory DesignDRAM Memory Design
FocusDesigning static RAM cells, optimizing speed and powerDesigning dynamic RAM cells, focusing on density and refresh management
Work EnvironmentSemiconductor companies, hardware design labsMemory chip manufacturers, integrated circuit design teams
CredentialsElectrical engineering, specialized in digital and memory designElectrical engineering, with emphasis on memory architectures

Sram Memory Design and DRAM Memory Design both involve memory chip development but differ in cell technology and application focus. Sram is faster and used for cache memory, while DRAM offers higher density for main memory. Understanding these differences helps in choosing the right design approach for specific hardware needs.

What is SRAM memory design?

SRAM memory design refers to the process of creating Static Random Access Memory (SRAM) circuits used in electronic devices for fast, temporary data storage. Designers focus on optimizing speed, power consumption, and area while ensuring data stability and reliability. The process involves schematic design, layout, verification, and testing of SRAM cells and arrays to meet specific performance requirements. SRAM is commonly used in cache memory and other high-speed applications because it retains data as long as power is supplied, without needing to be refreshed like DRAM.

What are some common challenges faced by engineers in SRAM Memory Design and how can they be addressed?

Engineers in SRAM Memory Design often encounter challenges such as optimizing for low power consumption while maintaining high performance and ensuring data integrity under various process, voltage, and temperature variations. Addressing these challenges requires close collaboration with process technology teams, rigorous simulation and verification, and frequent design reviews. Additionally, balancing area efficiency with speed can be complex, so ongoing learning and teamwork are essential for success in this role.

What are the key skills and qualifications needed to thrive as an SRAM Memory Design Engineer, and why are they important?

To thrive as an SRAM Memory Design Engineer, you need a strong background in electrical engineering, semiconductor physics, and circuit design, often supported by a relevant degree. Familiarity with EDA tools such as Cadence, Synopsys, and simulation software, along with knowledge of industry standards, is typically required. Analytical thinking, attention to detail, and effective teamwork are crucial soft skills in this role. These competencies are essential for designing reliable, high-performance memory circuits that meet stringent requirements for speed, power, and manufacturability.
More about Sram Memory Design jobs
What cities are hiring for Sram Memory Design jobs? Cities with the most Sram Memory Design job openings:
What states have the most Sram Memory Design jobs? States with the most job openings for Sram Memory Design jobs include:
What job categories do people searching Sram Memory Design jobs look for? The top searched job categories for Sram Memory Design jobs are:
Sram Memory Design jobs near you
Infographic showing various Sram Memory Design job openings in the United States as of May 2026, with employment types broken down into 33% Full Time, and 67% Contract. Highlights an 100% In-person job distribution, with an average salary of $40,304 per year, or $19.4 per hour.
Memory Design Engineer

Memory Design Engineer

Resource Point LLC

Troy, MI • On-site

Contractor

Posted 13 days ago

Job description

Looking for W-2 CANDIDATES ONLY who are authorized to work in the United States without the need for sponsorship. H-1B Transfers AND CORP-TO-CORP Candidates WILL NOT BE CONSIDERED for this position

Job Title: Memory Design Engineer

Location: Ontario, Canada

Duration: 6+ Months with possible extension

Qualification Required:

  • Typically requires minimum of 2 to 5  years of experience in Memory Design with mainstream SRAM tools
  • Bachelors / Master Degree in E&E and E&C

Roles and Responsibilities:

  • Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations.
  • Exposure to full embedded memory design flow: Architecture, circuit design, physical implementation, compiler automation, characterization, timing and model generation.
  • Good experience in design verification: Sense amplifier analysis, self-time analysis and marginality analysis.
  • Good exposure to validation of the characterized data.
  • Strong knowledge of physical implementation impact on circuit performance.
  • Experience with the most advanced technology nodes up to 28nm and below.