NXP's Austin Memories team is seeking an experienced memory circuit design engineer for our SRAM and ROM internal memory compiler designs. Our team is part of the Design Enablement/Foundation IP ...
NXP's Austin Memories team is seeking an experienced memory circuit design engineer for our SRAM and ROM internal memory compiler designs. Our team is part of the Design Enablement/Foundation IP ...
SRAM/ROM Circuit Design Engineer
Austin, TX · On-site
NXP's Austin Memories team is seeking an experienced memory circuit design engineer for our SRAM and ROM internal memory compiler designs. Our team is part of the Design Enablement/Foundation IP ...
SRAM/ROM Circuit Design Engineer
Austin, TX · On-site
NXP's Austin Memories team is seeking an experienced memory circuit design engineer for our SRAM and ROM internal memory compiler designs. Our team is part of the Design Enablement/Foundation IP ...
Memory Design Engineer
Troy, MI · On-site
Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. * Exposure to full embedded memory design flow: Architecture, circuit design, physical ...
Quick apply
Memory Design Engineer
Troy, MI · On-site
Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. * Exposure to full embedded memory design flow: Architecture, circuit design, physical ...
Exposure to complete design cycle of SRAM memory and compiler development * Supervise layout engineers and review layout for optimality * Have the ability to come up with comprehensive design ...
Exposure to complete design cycle of SRAM memory and compiler development * Supervise layout engineers and review layout for optimality * Have the ability to come up with comprehensive design ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
Overview of Role We are seeking a highly talented and motivated Senior Memory Design Engineer with deep expertise in SRAM and memory compiler development to join our innovative team. As a Senior ...
SRAM Process Development Engineer
Dallas, TX · On-site
... design groups to capture requirements and to evaluate tradeoffs providing a unique opportunity to create SRAM memory solutions for TI customers. Highly visible position interacting with multiple ...
SRAM Process Development Engineer
Dallas, TX · On-site
... design groups to capture requirements and to evaluate tradeoffs providing a unique opportunity to create SRAM memory solutions for TI customers. Highly visible position interacting with multiple ...
SRAM Process Development Engineer
Dallas, TX · On-site
Being responsible for SRAM memory device development, you will join a small development team with ... Knowledge of memory device physics, including non-volatile memory devices * Circuit design ...
SRAM Process Development Engineer
Dallas, TX · On-site
Being responsible for SRAM memory device development, you will join a small development team with ... Knowledge of memory device physics, including non-volatile memory devices * Circuit design ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
Design and develop SRAM memory arrays, including bit cells, sense amplifiers, decoders and control circuits for advanced process nodes (e.g., 2nm, 3nm and 5nm). * Optimize SRAM designs for ...
SRAM Process Development Engineer
Dallas, TX · On-site
Being responsible for SRAM memory device development, you will join a small development team with ... Knowledge of memory device physics, including non-volatile memory devices * Circuit design ...
SRAM Process Development Engineer
Dallas, TX · On-site
Being responsible for SRAM memory device development, you will join a small development team with ... Knowledge of memory device physics, including non-volatile memory devices * Circuit design ...
SRAM Design Engineer (7820)
San Jose, CA · On-site
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
SRAM Design Engineer (7820)
San Jose, CA · On-site
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
SRAM Design Engineer (7820)
San Jose, CA · Hybrid
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
SRAM Design Engineer (7820)
San Jose, CA · Hybrid
Drive the hands-on circuit design of cutting-edge SRAM, DRAM, and Non-Volatile Memory (NVM) architectures, including compiler timing/power characterization, netlist/layout tiling, and IR/EM flow ...
Memory Design Engineer
Austin, TX · Hybrid
$130K - $176K/yr
Transistor level full-custom design and collaboration with the physical design team for layout ... An understanding of basic memory principles, especially for SRAM. * A good understanding of ...
Memory Design Engineer
Austin, TX · Hybrid
$130K - $176K/yr
Transistor level full-custom design and collaboration with the physical design team for layout ... An understanding of basic memory principles, especially for SRAM. * A good understanding of ...
Memory Design Engineer
Austin, TX · On-site
$130K - $176K/yr
Transistor level full-custom design and collaboration with the physical design team for layout ... An understanding of basic memory principles, especially for SRAM. * A good understanding of ...
Memory Design Engineer
Austin, TX · On-site
$130K - $176K/yr
Transistor level full-custom design and collaboration with the physical design team for layout ... An understanding of basic memory principles, especially for SRAM. * A good understanding of ...
Memory Circuit Design Engineer
Fremont, CA · On-site
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Memory Circuit Design Engineer
Fremont, CA · On-site
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Memory Circuit Design Engineer
Fremont, CA · On-site
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Memory Circuit Design Engineer
Fremont, CA · On-site
Experience in memory circuit design in one of ... SRAM, DRAM, Flash or emerging NVM technologies * Strong understanding of layout design including ...
Strong understanding of SRAM and memory design techniques and macro/block development Ways to stand out from the crowd: * Self-motivation, attention to detail, clear data analysis and presentation ...
Strong understanding of SRAM and memory design techniques and macro/block development Ways to stand out from the crowd: * Self-motivation, attention to detail, clear data analysis and presentation ...
Senior Design Verification Engineer (eInfochips Inc)
Minneapolis, MN · On-site
$90 - $120/hr
Experience with: + MMU verification + SRAM/ memory subsystem verification* Nice-to-have: + DSP ... design services. A rich history of over two decades, with over 500+ products developed and 40M ...
Senior Design Verification Engineer (eInfochips Inc)
Minneapolis, MN · On-site
$90 - $120/hr
Experience with: + MMU verification + SRAM/ memory subsystem verification* Nice-to-have: + DSP ... design services. A rich history of over two decades, with over 500+ products developed and 40M ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Define internal memory array architecture for redundancy, ECC compliance, and optimal speed with ... Analyze projected SRAM yield per device versus redundancy requirements * Run experiments using ...
Sram Memory Design information
See salary details
$9.13 - $11.65
9% of jobs
$11.65 - $14.16
8% of jobs
$14.81 is the 25th percentile. Wages below this are outliers.
$14.16 - $16.67
28% of jobs
The median wage is $17.34 / hr.
$16.67 - $19.19
16% of jobs
$20.91 is the 75th percentile. Wages above this are outliers.
$19.19 - $21.70
20% of jobs
$21.70 - $24.21
9% of jobs
$24.21 - $26.73
4% of jobs
$26.73 - $29.24
1% of jobs
$29.24 - $31.75
1% of jobs
$31.75 - $34.27
1% of jobs
$34.27 - $36.78
2% of jobs
$9
$19
$36
How much do sram memory design jobs pay per hour?
What is SRAM memory design?
What are the key skills and qualifications needed to thrive as an SRAM memory design engineer?
What are some common challenges faced by engineers in SRAM memory design and how can they be addressed?
What is the difference between Sram Memory Design vs DRAM Memory Design?
| Aspect | Sram Memory Design | DRAM Memory Design |
|---|---|---|
| Focus | Designing static RAM cells, optimizing speed and power | Designing dynamic RAM cells, focusing on density and refresh management |
| Work Environment | Semiconductor companies, hardware design labs | Memory chip manufacturers, integrated circuit design teams |
| Credentials | Electrical engineering, specialized in digital and memory design | Electrical engineering, with emphasis on memory architectures |
Sram Memory Design and DRAM Memory Design both involve memory chip development but differ in cell technology and application focus. Sram is faster and used for cache memory, while DRAM offers higher density for main memory. Understanding these differences helps in choosing the right design approach for specific hardware needs.
What cities are hiring for Sram Memory Design jobs?
Cities with the most Sram Memory Design job openings:
What states have the most Sram Memory Design jobs?
States with the most job openings for Sram Memory Design jobs include:
What job categories do people searching Sram Memory Design jobs look for?
The top searched job categories for Sram Memory Design jobs are:

SRAM/ROM Circuit Design Engineer
Austin, TX
Full-time
Posted 17 days ago
Job description
NXP's Austin Memories team is seeking an experienced memory circuit design engineer for our SRAM and ROM internal memory compiler designs.
Our team is part of the Design Enablement/Foundation IP organization within the Chief Technology Office at NXP. We provide differentiating SRAM/ROM memory compiler solutions to NXP SoC design teams across multiple business lines- your work will have real impact for our design teams and, through them, our end products and end customers.
Job Summary:
Implement design of CMOS memory circuits to meet memory compiler performance, power, and area requirements, including periphery circuits to support functional safety and scan functionality.
Generate, execute, and evaluate simulation characterization measurements and simulation test benches, and compare vs. performance targets/benchmarks.
Engage with layout teams on implementation of compiler leaf cells based on designs to improve area and performance.
Work closely with CAD teams on implementation of new designs into our characterization, verification, and regression flows.
Align with modeling/verification team to ensure consistency of designs with frontend models (behavioral/ATPG/emulation).
Collaborate effectively across global memory teams to help ensure common methodologies and best practices.
Leverage internally supported LLM/GenAI tools and EDA vendor GenAI solutions to implement efficiencies in design methodologies.
Job Qualifications:
Bachelor's degree in Electrical Engineering, Computer Engineering, or related discipline. (Master's degree is preferred).
8+ years of industry experience (6+ with Master's degree) in SRAM memory circuit design, including some design experience with advanced CMOS foundry technologies at 5nm and beyond.
Strong familiarity with Cadence Virtuoso and other industry-standard EDA tools.
Familiarity with automotive design rules and memory design requirements is a plus.
Good knowledge of scripting languages such as Perl, tcl, or Python is a must.
Creative mindset, with strong analytical and problem-solving skills.
Job location:
The position will be based at the NXP offices in Austin, Texas. Team members are expected to work in office at least 3 days/week.
More information about NXP in the United States...
NXP is an Equal Opportunity/Affirmative Action Employer regardless of age, color, national origin, race, religion, creed, gender, sex, sexual orientation, gender identity and/or expression, marital status, status as a disabled veteran and/or veteran of the Vietnam Era or any other characteristic protected by federal, state or local law. In addition, NXP will provide reasonable accommodations for otherwise qualified disabled individuals.
#LI-97b2