ZipRecruiter

Log In

1

Internship Uvm Verification Jobs (NOW HIRING)

Marvell

Sr. Staff Verification Engineer

Santa Clara, CA · On-site

$159.70K/yr

Architect UVM testbenches including stimulus generators, scoreboards, coverage models, and ... every stage - from internship to retirement and through life's most important moments. Our ...

Silabs

Digital Verification Engineer I

Austin, TX · Hybrid

$84K - $156K/yr

... internship projects. * Strong analytical, problem-solving, and communication skills. The following qualifications will be considered a plus: * Knowledge of UVM (Universal Verification Methodology)

Intel

CPU Design Verification Engineer

Hillsboro, OR · On-site

$148.10K - $180.80K/yr

Create scalable, reusable verification environments using UVM-based testbenches and advanced ... Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or ...

Intel

CPU Design Verification Engineer

Austin, TX

$134.80K - $164.50K/yr

Create scalable, reusable verification environments using UVM-based testbenches and advanced ... Relevant experience can be obtained through schoolwork, classes, project work, internships, and/or ...

next page

Showing results 1-20

All JobsInternship Uvm Verification Jobs

Internship Uvm Verification information

See salary details

$11

$21

$29

How much do internship uvm verification jobs pay per hour?

As of Jun 1, 2026, the average hourly pay for internship uvm verification in the United States is $21.67, according to ZipRecruiter salary data. Most workers in this role earn between $18.27 and $24.04 per hour, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as an Internship UVM Verification Engineer, and why are they important?

To thrive as an Internship UVM Verification Engineer, you need a solid understanding of digital design principles, familiarity with SystemVerilog, and coursework in hardware design or EDA tools. Experience with Universal Verification Methodology (UVM), simulation tools like ModelSim or VCS, and scripting languages such as Python or Tcl is typically required. Strong analytical thinking, attention to detail, and effective teamwork are important soft skills in this role. These skills enable interns to efficiently identify design issues, contribute to verification environments, and ensure the reliability of complex hardware systems.

What kinds of projects or tasks can I expect to work on during an Internship in UVM Verification?

As an intern in UVM (Universal Verification Methodology) Verification, you can expect to work on real-world verification projects involving simulation-based testing of digital hardware designs. Typical tasks include developing testbenches using SystemVerilog, writing and debugging test cases, and collaborating with experienced verification engineers to identify and resolve design bugs. You may also contribute to regression testing, coverage analysis, and documentation. This hands-on experience offers valuable insight into industry-standard verification flows and provides opportunities to develop practical skills for a career in hardware design and verification.

What is an Internship in UVM Verification?

An Internship in UVM Verification is a temporary position, usually for students or recent graduates, where you assist in verifying hardware designs using the Universal Verification Methodology (UVM). UVM is a standardized methodology for verifying integrated circuits, particularly in the semiconductor industry. As an intern, you'll learn to write testbenches, create verification environments, and work with simulation tools, often using SystemVerilog. This hands-on experience helps you gain valuable skills in hardware design and verification, preparing you for a career in VLSI or related fields.

What is the difference between Internship Uvm Verification vs Uvm Verification Engineer?

AspectInternship Uvm VerificationUvm Verification Engineer
CredentialsEnrolled in or recent graduate of relevant engineering or computer science programBachelor's or Master's in Electrical Engineering, Computer Engineering, or related field; experience with UVM
Work EnvironmentInternship setting, supervised, focused on learning and assistingFull-time professional role, responsible for designing and executing verification plans
Industry UsageUsed as a training or entry point in semiconductor and hardware companiesStandard role in ASIC/FPGA design companies, involved in verification projects

In summary, Internship Uvm Verification is an entry-level position aimed at students or recent graduates gaining hands-on experience, while Uvm Verification Engineer is a full-time professional role responsible for verification tasks in hardware design projects.

More about Internship Uvm Verification jobs
What cities are hiring for Internship Uvm Verification jobs? Cities with the most Internship Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Internship Uvm Verification jobs? States with the most job openings for Internship Uvm Verification jobs include:
What job categories do people searching Internship Uvm Verification jobs look for? The top searched job categories for Internship Uvm Verification jobs are:
Internship Uvm Verification jobs near you
Sr. Staff Verification Engineer

Sr. Staff Verification Engineer

Marvell Technology, Inc.

Santa Clara, CA • On-site

$159.70K - $195K/yr

Full-time

Life, Retirement

Posted 26 days ago

Job description

About Marvell
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, and carrier architectures, our innovative technology is enabling new possibilities.
At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.
Your Team, Your Impact
Marvell's Photonic Fabric™ team is building next-generation optical interconnect technology for the era of accelerated computing. As AI workloads scale, the bottleneck has shifted from compute to interconnect bandwidth, memory bandwidth, and memory capacity. Our Photonic Fabric delivers a tenfold improvement in performance and energy efficiency deployed as optical interface chiplets, optical interposers, and Optical Multi-chip Interconnect Bridges (OMIB) that integrate into customers' AI accelerators and GPUs.
You will play a key role in ensuring our SoCs are functionally correct by defining verification strategies, developing robust UVM environments, and driving continuous improvement of our verification infrastructure. This is a team that works on complex IP and SoC verification using industry-leading verification methodologies.
What You Can Expect
What We're Looking For
  • Strong proficiency in SystemVerilog with deep expertise in UVM methodology, including constrained random verification, coverage-driven techniques, and UVM library development

  • Proven track record achieving thorough functional and code coverage closure on complex SoC or IP tapeouts

  • Solid scripting skills in Python for verification automation, infrastructure, and tooling

  • Experience with industry simulators such as Xcelium, Questa, or VCS

  • Strong experience with object-oriented design and implementation

  • Excellent communication skills with the ability to collaborate effectively across design, architecture, and software teams

  • Experience with AI development tools

Preferred:
  • Experience with protocols such as AMBA (AXI/AHB/APB), PCIe, Ethernet, I2C, SPI, or UART

  • Experience with ARM/processor subsystem verification, memory controllers, NoC, or cache designs

  • Working knowledge of C/C++ for reference modeling or firmware-driven verification

  • Familiarity with gate-level simulation and post-silicon validation debug

  • Experience mentoring junior verification engineers

Education
  • Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 15+ years of relevant experience

  • Or Master's degree with 10+ years of experience

  • Or PhD with 8+ years of experience

What We're Looking For
What You Can Expect
  • Develop SystemVerilog/UVM verification environments for complex SoCs, from block-level IPs through full-chip integration

  • Create detailed verification plans for block, IP, and SoC-level projects, ensuring comprehensive functional and code coverage

  • Architect UVM testbenches including stimulus generators, scoreboards, coverage models, and constrained random sequences

  • Collaborate closely with design, architecture, and software teams to manage milestones and ensure timely deliverables

  • Drive continuous improvement of verification methodologies and processes across the team

  • Build and optimize verification infrastructure regression frameworks, coverage tooling, and automation to improve efficiency

  • Lead rigorous testbench reviews with designers, architects, and software engineers to uphold verification quality

  • Coordinate with software and emulation teams to ensure first-pass tapeout success

  • Use leading edge AI tools to develop infrastructure and environments effectively and efficiently

Expected Base Pay Range (USD)
134,390 - 201,300, $ per annum
The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.
Additional Compensation and Benefit Elements
Marvell is committed to providing exceptional, comprehensive benefits that support our employees at every stage - from internship to retirement and through life's most important moments. Our offerings are built around four key pillars: financial well-being, family support, mental and physical health, and recognition. Highlights include an employee stock purchase plan with a 2-year look back, family support programs to help balance work and home life, robust mental health resources to prioritize emotional well-being, and a recognition and service awards to celebrate contributions and milestones. We look forward to sharing more with you during the interview process.
All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.
Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.
Interview Integrity
To support fair and authentic hiring practices, candidates are not permitted to use AI tools (such as transcription apps, real-time answer generators like ChatGPT or Copilot, or automated note-taking bots) during interviews.
These tools must not be used to record, assist with, or enhance responses in any way. Our interviews are designed to evaluate your individual experience, thought process, and communication skills in real time. Use of AI tools without prior instruction from the interviewer will result in disqualification from the hiring process.
This position may require access to technology and/or software subject to U.S. export control laws and regulations, including the Export Administration Regulations (EAR). As such, applicants must be eligible to access export-controlled information as defined under applicable law. Marvell may be required to obtain export licensing approval from the U.S. Department of Commerce and/or the U.S. Department of State. Except for U.S. citizens, lawful permanent residents, or protected individuals as defined by 8 U.S.C. 1324b(a)(3), all applicants may be subject to an export license review process prior to employment.
#LI-JT2

Apply