ZipRecruiter

Log In

1

Asic Engineer Intern Jobs (NOW HIRING)

Ambarella

Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages. * Synthesize and optimize RTL for timing, area and power.

Intel Corporation

DTCO Data Engineer Intern

Austin, TX · On-site

Join Intel as a Data Science and Analytics Undergraduate Intern and become part of a team ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...

Intel

DTCO Data Engineer Intern

Austin, TX · On-site

Join Intel as a Data Science and Analytics Undergraduate Intern and become part of a team ... Product Enablement (IP, tools, and methodologies), Custom ASIC (leveraging existing IP for custom ...

Jane Street

Hardware Engineer (FPGA/ASIC)

New York, NY · On-site

As an intern, you are paired with full-time employees who act as mentors, collaborating with you on ... In this internship, you'll learn how we use tools to make programming faster, more pleasant, and ...

New

Etched

DFT Intern

San Jose, CA · On-site

$17.50 - $23.50/hr

Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals

Etched

DFT Intern

San Jose, CA · On-site

$17.50 - $23.50/hr

Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals

Etched

Infrastructure Intern

San Jose, CA · On-site

Job Summary Our infrastructure role drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...

Etched

Infrastructure Intern

San Jose, CA · On-site

Job Summary Our infrastructurerole drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...

Etched

SI/PI Intern

San Jose, CA · On-site

Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...

Etched

SI/PI Intern

San Jose, CA · On-site

Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...

Etched

PD Intern

San Jose, CA · On-site

Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...

Etched

DV Intern

San Jose, CA · On-site

Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...

Etched

PD Intern

San Jose, CA · On-site

Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...

next page

Showing results 1-20

All JobsAsic Engineer Intern Jobs

Asic Engineer Intern information

See salary details

$9

$19

$36

How much do asic engineer intern jobs pay per hour?

As of Jul 12, 2026, the average hourly pay for asic engineer intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What types of projects and tasks can I expect to work on as an ASIC Engineer Intern?

As an ASIC Engineer Intern, you can expect to be involved in a variety of tasks such as assisting with RTL design, verification, and simulation, as well as supporting the synthesis and timing analysis of integrated circuits. You may also work on debugging hardware issues, writing testbenches, and collaborating with senior engineers during design reviews. Interns often gain exposure to industry-standard tools and workflows, making it a valuable learning experience for those interested in a career in hardware design.

What is the difference between Asic Engineer Intern vs Digital Design Intern?

AspectAsic Engineer InternDigital Design Intern
Required CredentialsTypically pursuing or holding a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often in Electrical or Computer Engineering
Work EnvironmentDesign teams focused on ASIC development, hardware labs, CAD toolsDigital circuit design, simulation, and verification environments
Employer & Industry UsageSemiconductor companies, chip design firms, tech corporationsElectronics manufacturers, semiconductor firms, research labs

Both roles are internship positions in the semiconductor industry, focusing on different aspects of chip design. An Asic Engineer Intern typically works on ASIC architecture and design, while a Digital Design Intern concentrates on digital circuit implementation and testing. Both internships provide valuable experience in hardware design and are often sought by students pursuing careers in integrated circuit development.

What are the key skills and qualifications needed to thrive as an ASIC Engineer Intern, and why are they important?

To thrive as an ASIC Engineer Intern, you need a solid understanding of digital logic design, Verilog or VHDL programming, and coursework in electrical or computer engineering. Familiarity with industry-standard tools such as Cadence, Synopsys, or ModelSim, as well as basic simulation and synthesis flows, is typically expected. Strong analytical thinking, attention to detail, and effective teamwork skills set candidates apart in this role. These competencies are vital for creating reliable, efficient integrated circuits and for collaborating successfully within engineering teams.

What does an ASIC Engineer Intern do?

An ASIC Engineer Intern assists in the design, development, and testing of Application-Specific Integrated Circuits (ASICs), which are specialized chips tailored for specific applications. Interns typically work under the supervision of experienced engineers, performing tasks such as schematic design, circuit simulation, verification, and debugging. They may also collaborate with software and hardware teams to ensure the ASIC functions correctly within larger systems. This role provides practical, hands-on experience and insight into the semiconductor industry.
More about Asic Engineer Intern jobs
What cities are hiring for Asic Engineer Intern jobs? Cities with the most Asic Engineer Intern job openings:
What states have the most Asic Engineer Intern jobs? States with the most job openings for Asic Engineer Intern jobs include:
What job categories do people searching Asic Engineer Intern jobs look for? The top searched job categories for Asic Engineer Intern jobs are:
Asic Engineer Intern jobs near you
Infographic showing various Asic Engineer Intern job openings in the United States as of July 2026, with employment types broken down into 97% Full Time, 1% Part Time, and 2% Contract. Highlights an 89% Physical, 6% Hybrid, and 5% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.
ASIC Design Engineer Intern

ASIC Design Engineer Intern

Ambarella

Full-time

Posted 20 days ago

Job description

AI Vision Processors For Edge ApplicationsOur solutions make cameras smarter by extracting valuable data from high-resolution video streams.

Job Description

Position Responsibilities:

  • Designing and implementing video compression logic, image processing logic, vector processing and neural network accelerator logics, and processor cores, in Verilog and System Verilog.
  • Logic design, implementation, and verification using Verilog, System Verilog, and any required programing and scripting languages.
  • Synthesize and optimize RTL for timing, area and power.
  • Developing unit level and cluster level test-benches, BFMs, random test generators, functional coverage monitors, using System Verilog, UVM, C++, and Perl scripts.
  • Developing test plan, random and directed test cases, performing logic verification, and functional coverage analysis.
  • Developing front-end methodologies and tool flows.
  • Participating in chip bring-up and testing.

Requirements:

  • Master's degree in Electrical/Electronics/Computer Engineering with 0-5 years of experience.
  • Good understanding of computer architecture, logic design and VLSI design.
  • Knowledge of System Verilog, Verilog, and Perl.
  • Knowledge of design verification, and functional coverage.
  • Ability to program scripting languages and the ability to write assembly language programs.
  • Strong communication skills and a good team player.
  • Knowledge of logic synthesis and timing closer

Apply