ZipRecruiter

Log In

1

Rtl Logic Design Intern Jobs (NOW HIRING)

Apple

PHY RTL Design Engineer

Irvine, CA · On-site

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

Apple

PHY RTL Design Engineer

Irvine, CA · On-site

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

Apple

PHY RTL Design Engineer

Irvine, CA · On-site

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

Tenstorrent University Jobs

$50/hr

Solid understanding of logic design, VLSI, and transistor-level concepts * Familiar with PnR tools ... Explore and implement new flows, tools, or RTL experiments to optimize designs What You Will Learn

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Apple

PHY RTL Design Engineer

Irvine, CA

$122K - $214K/yr

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

Apple

Wireless RTL Design Engineer

Los Angeles, CA

$175K - $308K/yr

... RTL logic design, and verification support Running tools to ensure lint-free and CDC clean design Synthesis and timing constraints Collaboration with algorithm, radio, power, SoC and software team to ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Apple

PHY RTL Design Engineer

Irvine, CA

$122K - $214K/yr

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

Apple

Wireless RTL Design Engineer

Los Angeles, CA

$175K - $308K/yr

... RTL logic design, and verification support Running tools to ensure lint-free and CDC clean design Synthesis and timing constraints Collaboration with algorithm, radio, power, SoC and software team to ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Apple

Wireless RTL Design Engineer

Los Angeles, CA

$175K - $308K/yr

... RTL logic design, and verification support Running tools to ensure lint-free and CDC clean design Synthesis and timing constraints Collaboration with algorithm, radio, power, SoC and software team to ...

Apple

Wireless RTL Design Engineer

Bodega Bay, CA

$122K - $214K/yr

Will you join us and do the best work of your life here?","responsibilities":"Writing specifications and other documents based on MATLAB/C system model Microarchitecture definition RTL logic design ...

Intel

Senior CPU RTL Design Engineer

Austin, TX

As a CPU RTL Logic Design Engineer your responsibilities will include but are not limited to: Collaborates, drives and develops logic design, register transfer level (RTL) coding, and simulation for ...

Apple

PHY RTL Design Engineer

Irvine, CA

$175K - $308K/yr

Power and Area efficient RTL logic design, and DV support. Running tools to ensure lint and CDC/RDC clean design. Synthesis and timing constraints. Experience in design of signal processing Wireless ...

next page

Showing results 1-20

All JobsRtl Logic Design Intern Jobs

Rtl Logic Design Intern information

See salary details

$9

$19

$36

How much do rtl logic design intern jobs pay per hour?

As of Jul 5, 2026, the average hourly pay for rtl logic design intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What are RTL Logic Design Interns?

RTL Logic Design Interns are students or recent graduates who assist in designing, implementing, and verifying digital circuits at the Register Transfer Level (RTL) using hardware description languages like Verilog or VHDL. Their work involves translating high-level functional specifications into efficient digital logic and working closely with senior engineers to create and test modules for chips or FPGAs. Interns gain hands-on experience with tools and methodologies used in the semiconductor industry, such as simulation, synthesis, and debugging. This role is ideal for those pursuing careers in digital hardware design or computer engineering.

What are the key skills and qualifications needed to thrive as an RTL Logic Design Intern, and why are they important?

To thrive as an RTL Logic Design Intern, you need a solid understanding of digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with simulation tools such as ModelSim, synthesis tools like Synopsys Design Compiler, and version control systems is highly beneficial. Attention to detail, strong problem-solving abilities, and effective teamwork are critical soft skills for this role. These skills and qualities enable accurate, efficient design and verification of digital circuits, which are essential for developing reliable hardware products.

What types of projects and tasks can an RTL Logic Design Intern expect to work on during their internship?

As an RTL Logic Design Intern, you can expect to work on a variety of tasks such as writing and verifying Register Transfer Level (RTL) code using hardware description languages like Verilog or VHDL. You may assist in developing modules for digital circuits, running simulations, and debugging logic issues. Interns often collaborate closely with senior engineers, gaining exposure to the design flow, synthesis, and timing analysis. This hands-on experience provides a solid foundation in digital design and offers insight into how large-scale integrated circuits are developed in a professional environment.

What is the difference between Rtl Logic Design Intern vs Digital Design Intern?

AspectRtl Logic Design InternDigital Design Intern
Required SkillsVerilog/VHDL, digital logic, hardware description languagesVerilog/VHDL, digital logic, FPGA/ASIC design
Work EnvironmentHardware design teams, semiconductor companiesHardware and FPGA development teams, electronics firms
Industry UsageASIC/FPGA chip design, hardware verificationFPGA prototyping, digital circuit development

Rtl Logic Design Intern focuses specifically on register-transfer level hardware description and logic design, often emphasizing Verilog or VHDL coding for chip development. Digital Design Intern has a broader scope, including FPGA and digital circuit development. Both roles require similar skills but differ slightly in project focus and application areas.

More about Rtl Logic Design Intern jobs
What cities are hiring for Rtl Logic Design Intern jobs? Cities with the most Rtl Logic Design Intern job openings:
What states have the most Rtl Logic Design Intern jobs? States with the most job openings for Rtl Logic Design Intern jobs include:
What job categories do people searching Rtl Logic Design Intern jobs look for? The top searched job categories for Rtl Logic Design Intern jobs are:
Rtl Logic Design Intern jobs near you
Infographic showing various Rtl Logic Design Intern job openings in the United States as of June 2026, with employment types broken down into 25% Internship, 25% Full Time, and 50% Contract. Highlights an 100% In-person job distribution, with an average salary of $40,304 per year, or $19.4 per hour.
RTL/Logic Design Engineer

RTL/Logic Design Engineer

Advanced Micro Devices, Inc

Santa Clara, CA • On-site

$145K/yr

Full-time

Posted 26 days ago

Advanced Micro Devices rating

8.4

Company rating: 8.4 out of 10

Based on 7 frontline employees who took The Breakroom Quiz

22nd of 141 rated electronics manufacturers

Job description

WHAT YOU DO AT AMD CHANGES EVERYTHING
At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you'll discover the real differentiator is our culture. We push the limits of innovation to solve the world's most important challenges-striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond. Together, we advance your career.
THE ROLE:
The Graphics Memory Controller (GMC) is an IP that delivers into AMD's Discrete GPU (Navi) and Instinct (HBM) based SOCs that are shipped by AMD's Radeon Technology Group. We deliver discrete graphics, Data Center GPUs and Game Console APUs using a flexible controller design as the base for all our IP. We are looking for an experienced, conscientious logic design engineer in the Dram Controller IP at AMD's Santa Clara Design Center. You will be working in a fast-paced, complex environment where you will be challenged to provide elegant, robust solutions for increasingly complex features.
THE PERSON:
The ideal candidate for this role is an experienced and detail-oriented logic design engineer with a strong background in RTL development and a commitment to advancing graphics technologies. With over five years of experience in digital design, they bring expertise in high-speed memory interfaces such as HBM and GDDR and have a proven ability to deliver high-performance designs that meet timing, power, and area requirements. They are proficient in Verilog and familiar with industry-standard CAD tools from Synopsys, Cadence, and Mentor Graphics, with strong skills in simulation, synthesis, and timing analysis. This individual works effectively in dynamic, collaborative environments, communicates clearly across teams, and demonstrates strong analytical and problem-solving abilities. Their initiative and attention to detail make them a valuable contributor to AMD's Santa Clara Design Center, where they will support the development of next-generation discrete GPUs and data center solutions.
KEY RESPONSIBILITIES:
  • Participate in the development of Architecture and Micro-architecture specifications for the Logic components.
  • Perform logic design, Register Transfer Level (RTL) coding for new features within existing blocks and design new blocks supporting HBM and GDDR DRAM Technologies
    • Deliver Designs that meet functional and performance requirements,
    • Deliver Design that meets physical/structural design constraints (timing, area, power)
  • Work with Verification Engineers to effectively communicate and resolve issues from test plan through feature bring up to coverage closure

PREFERRED EXPERIENCE:
  • Logic design implementation using hardware description language (RTL)
  • Experience working on DRAM or similar high-speed interfaces is a big plus
  • Usage/execution of logic simulation, synthesis and familiarity with logic development flows
  • Strong RTL analysis skills including Verilog, Timing Analysis
  • Working experience on CAD tools from Synopsys, Cadence and Mentor Graphics
  • Strong communication, Time Management, and Presentation Skills
  • Must be a self-starter, and be able to independently and efficiently drive tasks to completion
  • Excellent analytical and problem-solving skills along with attention to details
  • Aware of latest Power -aware design methodologies

ACADEMIC CREDENTIALS:
  • Bachelor's or master's degree in computer engineering, Electrical Engineering, or a related field.

Location: Santa Clara, CA, Rest of the US
This role is not eligible for visa sponsorship.
#LI-MO2
#LI-Hybrid
Benefits offered are described: AMD benefits at a glance.
AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.
AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.
This posting is for an existing vacancy.

What Advanced Micro Devices employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply