ZipRecruiter

Log In

1

Rtl Logic Design Intern Jobs in Virginia (NOW HIRING)

Trident Systems LLC

Senior FPGA Engineer

Fairfax, VA · On-site

$97K - $181K/yr

Experience with RTL logic design and coding using VHDL * Experience writing simulation testbenches to identify bugs and verify designs using SystemVerilog * Experience with board bring-up ...

Trident Systems Inc.

Senior FPGA Engineer

Fairfax, VA · On-site

$134K - $172K/yr

Experience with RTL logic design and coding using VHDL * Experience writing simulation testbenches to identify bugs and verify designs using SystemVerilog * Experience with board bring-up ...

Trident Systems Inc.

Senior FPGA Engineer

Fairfax, VA · On-site

$97 - $181/hr

Experience with RTL logic design and coding using VHDL * Experience writing simulation testbenches to identify bugs and verify designs using SystemVerilog * Experience with board bring-up ...

Fractile

Physical Design Engineer

Bristol, VA · On-site

$80 - $120/hr

You will collaborate with cross‑functional teams, including logic design, verification, and ... Work closely with RTL and architecture teams to support design feasibility, constraints, and ...

Fractile

Lead Physical Design Engineer

Bristol, VA · On-site

$120 - $180/hr

You will collaborate with cross-functional teams, including logic design, verification, and process ... Work closely with RTL and architecture teams to drive design feasibility, constraints, and physical ...

Rocket Lab Corporation

Sr. FPGA Engineer II

Chantilly, VA

$133K - $171K/yr

Complete FPGA logic design, coding, simulation, and testing. * Support hardware and software ... Experience in both creating IP from scratch in RTL and integrating existing IP into RTL and block ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA · On-site

$144K - $192K/yr

Perform digital logic design and implement HDL using current FPGA technologies. * Verify and ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

Curtisswright

Principal FPGA Engineer

Ashburn, VA · On-site

$144K - $192K/yr

Perform digital logic design and implement HDL using current FPGA technologies. * Verify and ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA · On-site

$144K - $192K/yr

Perform digital logic design and implement HDL using current FPGA technologies. * Verify and ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA · On-site

$144K - $192K/yr

Perform digital logic design and implement HDL using current FPGA technologies. * Verify and ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

Curtiss-Wright

Principal FPGA Engineer

Ashburn, VA

$144K - $192K/yr

Perform digital logic design and implement HDL using current FPGA technologies. * Verify and ... Strong understanding of FPGA design flow, including RTL design (System Verilog, Verilog, or VHDL ...

next page

Showing results 1-20

All JobsRtl Logic Design Intern JobsRtl Logic Design Intern Jobs in Virginia

Rtl Logic Design Intern information

What is an RTL Logic Design intern?

RTL Logic Design Interns are students or recent graduates who assist in designing, implementing, and verifying digital circuits at the Register Transfer Level (RTL) using hardware description languages like Verilog or VHDL. Their work involves translating high-level functional specifications into efficient digital logic and working closely with senior engineers to create and test modules for chips or FPGAs. Interns gain hands-on experience with tools and methodologies used in the semiconductor industry, such as simulation, synthesis, and debugging. This role is ideal for those pursuing careers in digital hardware design or computer engineering.

What types of projects and tasks can an RTL Logic Design intern expect to work on during their internship?

As an RTL Logic Design Intern, you can expect to work on a variety of tasks such as writing and verifying Register Transfer Level (RTL) code using hardware description languages like Verilog or VHDL. You may assist in developing modules for digital circuits, running simulations, and debugging logic issues. Interns often collaborate closely with senior engineers, gaining exposure to the design flow, synthesis, and timing analysis. This hands-on experience provides a solid foundation in digital design and offers insight into how large-scale integrated circuits are developed in a professional environment.

What are the key skills and qualifications needed to thrive as an RTL Logic Design intern, and why are they important?

To thrive as an RTL Logic Design Intern, you need a solid understanding of digital logic design, computer architecture, and proficiency in hardware description languages like Verilog or VHDL, typically supported by coursework in electrical or computer engineering. Familiarity with simulation tools such as ModelSim, synthesis tools like Synopsys Design Compiler, and version control systems is highly beneficial. Attention to detail, strong problem-solving abilities, and effective teamwork are critical soft skills for this role. These skills and qualities enable accurate, efficient design and verification of digital circuits, which are essential for developing reliable hardware products.

What is the difference between Rtl Logic Design Intern vs Digital Design Intern?

AspectRtl Logic Design InternDigital Design Intern
Required SkillsVerilog/VHDL, digital logic, hardware description languagesVerilog/VHDL, digital logic, FPGA/ASIC design
Work EnvironmentHardware design teams, semiconductor companiesHardware and FPGA development teams, electronics firms
Industry UsageASIC/FPGA chip design, hardware verificationFPGA prototyping, digital circuit development

Rtl Logic Design Intern focuses specifically on register-transfer level hardware description and logic design, often emphasizing Verilog or VHDL coding for chip development. Digital Design Intern has a broader scope, including FPGA and digital circuit development. Both roles require similar skills but differ slightly in project focus and application areas.

What are popular job titles related to Rtl Logic Design Intern jobs in Virginia?

For Rtl Logic Design Intern jobs in Virginia, the most frequently searched job titles are:

What job categories do people searching Rtl Logic Design Intern jobs in Virginia look for?

The top searched job categories for Rtl Logic Design Intern jobs in Virginia are:

What cities in Virginia are hiring for Rtl Logic Design Intern jobs?

Cities in Virginia with the most Rtl Logic Design Intern job openings:

Rtl Logic Design Intern jobs near you
Infographic showing various Rtl Logic Design Intern job openings in Virginia as of August 2026, with employment types broken down into 23% Internship, 54% Full Time, 17% Part Time, and 6% Contract. Highlights an 100% In-person job distribution.

Senior FPGA Engineer

Trident Systems LLC

Fairfax, VA • On-site

$97K - $181K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 20 days ago

Job description

Position Title: Senior FPGA Engineer
Requisition ID: 1806
Position Location: Fairfax, VA
Position Reports To: Senior Manager, FPGA Engineering
Supervises Others: No

At Trident Systems Space Electronic Systems (SES) division, we believe in the power of using strong engineering principles to drive innovation and solve complex problems. We foster a culture of rigorous engineering and continuous improvement, leveraging the full knowledge of our organization through collaborative product development processes that include design and peer reviews. We combine our expertise in space electronics with right-sized development processes to create innovative, high-performance space-based electronic systems that meet our customers' evolving needs.

We are a mission partner supporting DoD, Intelligence Community, and Civil space customers. We develop complex, radiation effects mitigated, designs that balance competing requirements in modern space programs, delivering cutting-edge solutions that enable our customers to achieve more in space.

Position Summary

The Senior FPGA Engineer will play a critical role in the design and development of advanced FPGA solutions supporting cutting-edge space-based electronic systems. This position is responsible for architecting, implementing, and verifying complex high-speed programmable logic designs for Software Defined Radios (SDRs), On-Board Processors (OBPs), and storage solutions using the latest AMD (Xilinx) technologies. The ideal candidate brings deep expertise in RTL design, timing closure, simulation, and system integration, and thrives in a collaborative, multi-disciplinary environment delivering mission-critical solutions to DoD, Intelligence Community, and Civil space customers.


Duties and Responsibilities

  • Work within a multi-discipline team of engineers designing Software Defined Radios (SDRs), On-Board Processors (OBPs) and storage solutions for space applications utilizing the latest Xilinx (AMD) technologies (e.g., Zynq Ultrascale+ MPSoC, Zynq Ultrascale+ RFSoC, and Versal ACAP)
  • Create and maintain complete FPGA designs using a combination of VHDL and Vivado IP Integrator with a strong emphasis on efficient data path architecture, reliable timing closures, and high-performance implementations
  • Code, simulate and verify a wide range of RTL modules for FPGAs including modules for digital signal processing (DSP), control algorithms, interfaces to external peripherals, etc.
  • Design and implement solutions that use embedded ARM processors, DDR4 memory, high-speed serial interfaces such as Aurora, JESD204B/C, PCIe, 1G/10G/100G Ethernet, etc.
  • Create and maintain comprehensive simulation test bench modules to ensure a high degree of code coverage and verify functionality of firmware modules
  • Create and maintain Timing Constraints to ensure design is fully constrained and consistent Timing Results are achieved post-implementation
  • Create and maintain IP core level and Top-Level design documents
  • Participate in code reviews, design reviews, and contribute towards FPGA Design methodologies and best practices
  • Work in close collaboration with hardware and software engineers throughout the integration process to ensure that FPGA designs are correctly implemented
  • Mentor junior engineers: provide training, guidance, and support as needed
  • Ability to support travel or off-site work, as needed
  • Perform other duties as assigned

Required Qualifications

  • Bachelor’s degree in Computer Engineering, Electrical Engineering or related technical degree
  • 6+ years of related experience with a bachelor’s degree OR a 4+ years of experience with a master’s degree
  • Experience with firmware design, simulation and verification
  • Thorough understanding of FPGA design methodology including physical synthesis, static timing analysis, place/route, verification, power analysis, and timing closure techniques
  • Experience designing with Xilinx SoC/FPGA devices using the Vivado Design Suite
  • Experience using Vivado IP Integrator
  • Experience with RTL logic design and coding using VHDL
  • Experience writing simulation testbenches to identify bugs and verify designs using SystemVerilog
  • Experience with board bring-up/verification in an electronic lab environment and use of FPGA ILA-based debugging tools such as Vivado HW Debugger, Chipscope, SmartDebug

Preferred Qualifications

  • Experience programming and implementing designs using the Versal AI Engines
  • Experience designing with Microsemi (Microchip) FPGAs using Libero
  • Experience using revision control systems, such as Git
  • Experience using Modelsim/Questasim and/or Aldec simulation tools
  • Experience using simulation verification libraries such as UVVM, UVM, OVM, etc.
  • Familiarity with lab test equipment such as logic analyzers, oscilloscopes, signal generators, spectrum analyzers, etc.
  • Highly productive, self-motivated person able to contribute as an individual and work within a distributed team
  • Digital Signal Processing (DSP)
  • MATLAB and Simulink
  • Linux
  • C/C++

Pay Information

Full-Time Salary Range: $97,000–$181,000

Please note: Actual compensation offered will be determined based on several factors including, but not limited to, relevant experience, skills, education, certifications, internal equity, business considerations, and geographic location where applicable.

Benefits

Hired applicants may be eligible for benefits including but not limited to:

  • Health benefits
  • Medical
  • Dental
  • Vision
  • Basic life with AD&D
  • Short term disability
  • Long term disability
  • Ancillary (Voluntary life with AD&D, accident, critical illness, hospital, and pet)
  • Spending accounts (HSA, FSA, and DCFSA)
  • Paid time off
  • Holidays
  • 401(k) (including company match)
  • Tuition reimbursement
  • Leaves (Parental, maternity, and military)
  • Annual discretionary bonus (for eligible roles)


Trident Systems reserves the right to change or assign other duties to this position.

Trident Systems is an affirmative action and equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state or local laws. To request reasonable accommodation to participate in the job application or interview process, please contact recruiting@tridsys.com.

Pay Transparency: The contractor will not discharge or in any other manner discriminate against employees or applicants because they have inquired about, discussed, or disclosed their own pay or the pay of another employee or applicant. However, employees who have access to the compensation information of other employees or applicants as a part of their essential job functions cannot disclose the pay of other employees or applicants to individuals who do not otherwise have access to compensation information, unless the disclosure is (a) in response to a formal complaint or charge, (b) in furtherance of an investigation, proceeding, hearing, or action, including an investigation conducted by the employer, or (c) consistent with the contractor’s legal duty to furnish information. 41 CFR 60-1.35(c)