Design Engineering Intern
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
Quick apply
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
San Jose, CA · On-site
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
San Jose, CA · On-site
$35 - $45/hr
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ... Understand ASIC/FPGA workflow from concept to real silicon * Scripting language skills such as ...
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
San Jose, CA · On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
San Jose, CA · On-site
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
Quick apply
$35 - $45/hr
As a Physical Design Intern, you will collaborate with experienced engineers to transform RTL designs into functional physical layouts. You will gain hands-on experience in the complete ASIC flow ...
San Jose, CA · On-site
$17.50 - $23.50/hr
Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
$17.50 - $23.50/hr
Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
$17.50 - $23.50/hr
Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
Quick apply
San Jose, CA · On-site
$17.50 - $23.50/hr
Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
Job Summary Our infrastructure role drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...
Quick apply
San Jose, CA · On-site
Job Summary Our infrastructure role drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...
San Jose, CA · On-site
Job Summary Our infrastructurerole drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...
San Jose, CA · On-site
Job Summary Our infrastructurerole drives the development and adoption of next-generation infrastructure tooling, enabling Etched ASIC, Software, and Platform engineers to iterate faster, build more ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
Quick apply
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... engineers across various domains of the ASIC. This role is on-site, hybrid, based out of Santa ...
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... engineers across various domains of the ASIC. This role is on-site, hybrid, based out of Santa ...
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
Quick apply
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
Quick apply
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
Quick apply
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...
San Jose, CA · On-site
$35 - $45/hr
... Engineering, or related field • Familiarity with Verilog/SystemVerilog and digital design ... SoC or ASIC development flow is a plus • Team-oriented with strong communication and ...
San Jose, CA · On-site
$35 - $45/hr
... Engineering, or related field • Familiarity with Verilog/SystemVerilog and digital design ... SoC or ASIC development flow is a plus • Team-oriented with strong communication and ...
| Aspect | Asic Engineer Intern | Digital Design Intern |
|---|---|---|
| Required Credentials | Typically pursuing or holding a degree in Electrical Engineering or Computer Engineering | Similar educational background, often in Electrical or Computer Engineering |
| Work Environment | Design teams focused on ASIC development, hardware labs, CAD tools | Digital circuit design, simulation, and verification environments |
| Employer & Industry Usage | Semiconductor companies, chip design firms, tech corporations | Electronics manufacturers, semiconductor firms, research labs |
Both roles are internship positions in the semiconductor industry, focusing on different aspects of chip design. An Asic Engineer Intern typically works on ASIC architecture and design, while a Digital Design Intern concentrates on digital circuit implementation and testing. Both internships provide valuable experience in hardware design and are often sought by students pursuing careers in integrated circuit development.

$35 - $45/hr
Other
Posted 16 days ago
About the Company:
At SK Hynix Memory Solution, we're at the forefront of semiconductor innovation, developing advanced memory solutions that power everything from smartphones to data centers. As a global leader in DRAM and NAND flash technologies, we drive the evolution of advancing mobile technology, empowering cloud computing, and pioneering future technologies. Our cutting-edge memory technologies are essential in today's most advanced electronic devices and IT infrastructure, enabling enhanced performance and user experiences across the digital landscape.
We're looking for innovative minds to join our mission of shaping the future of technology. At SK Hynix Memory, you'll be part of a team that's pioneering breakthrough memory solutions while maintaining a strong commitment to sustainability. We're not just adapting to technological change - we're driving it, with significant investments in artificial intelligence, machine learning, and eco-friendly solutions and operational practices. As we continue to expand our market presence and push the boundaries of what's possible in semiconductor technology, we invite you to be part of our journey to creating the next generation of memory solutions that will define the future of computing.
Internship Duration: 6 months
Hours: 40 hours per week
Start Date: Immediately
Team Description:
We are seeking a highly motivated and detail-oriented intern to join our team to contribute to ongoing ASIC project.
Responsibilities:
Minimum Qualifications:
Preferred Qualifications:
COMPENSATION: $35/hr - $45/hr
Sourced by ZipRecruiter
201 - 500 Employees
San Jose, CA, US
2004