DFT Intern
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
Quick apply
San Jose, CA · On-site
$17.50 - $23.50/hr
Job Summary As a DFT Intern at Etched, you will help review and refine DFT flow automation to ... Exposure to ASIC or SoC design concepts * Familiarity with digital logic design fundamentals
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
Quick apply
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
San Jose, CA · On-site
Job Summary As a Signal Integrity / Power Integrity Intern, you will help design and validate the ... You will work closely with package, PCB, ASIC, and system engineers to analyze high-speed ...
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As aDesign Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As a Physical Design intern for Etched, you will be responsible for realizing our ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As a Design Verification intern, you will ensure the custom IPs powering our chips ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
Santa Clara, CA · Hybrid
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
Quick apply
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... Exposure to ASIC or SoC design concepts * Familiarity with SystemVerilog, UVM, or Python
San Jose, CA · On-site
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... SoC or ASIC development flow is a plus • Team-oriented with strong communication and ...
San Jose, CA · On-site
$35 - $45/hr
About the Role We are seeking a Digital Hardware Intern to support the design, verification, and ... SoC or ASIC development flow is a plus • Team-oriented with strong communication and ...
$35 - $45/hr
... ASIC development flow is a plus Team-oriented with strong communication and documentation skills Salary Range: $35-45 USD/hr TetraMem celebrates diversity and is committed to creating an inclusive ...
$35 - $45/hr
... ASIC development flow is a plus Team-oriented with strong communication and documentation skills Salary Range: $35-45 USD/hr TetraMem celebrates diversity and is committed to creating an inclusive ...
Santa Clara, CA · On-site
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
Santa Clara, CA · On-site
$50 - $70/hr
As an intern in the Physical Design (PD) team, you will work on high-performance designs going into ... ASIC. This role is on-site, hybrid, based out of Santa Clara, CA working 4 days in office, 1 day ...
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
New
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
New
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
New
The intern will assist in developing, verifying, characterizing, validating, and supporting circuit ... Experience in ASIC front-end implementation tool flows and silicon bring-up Education Requirements
New
San Jose, CA · On-site
$19.75 - $25.50/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
San Jose, CA · On-site
$19.75 - $25.50/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
$19.75 - $25.50/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
Quick apply
$19.75 - $25.50/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
San Jose, CA · On-site
$34.52 - $46/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
San Jose, CA · On-site
$34.52 - $46/hr
As an ASIC Engineer, you'll help create the custom chips that power next-generation hard disk drives (HDDs). Working alongside experienced engineers, you'll contribute to digital design, verification ...
To thrive as an ASIC Intern, you need a solid understanding of digital design fundamentals, hardware description languages (such as Verilog or VHDL), and coursework or experience in electrical or computer engineering. Familiarity with tools like simulation software (ModelSim, Synopsys VCS), FPGA prototyping platforms, and version control systems (Git) is typically required. Attention to detail, problem-solving skills, and the ability to collaborate effectively with engineering teams will help you stand out. These competencies are crucial because ASIC design is a complex, team-oriented process that relies on both technical acumen and strong interpersonal skills to ensure successful chip development.
An ASIC Intern assists in the design, verification, and testing of Application-Specific Integrated Circuits (ASICs). They work with design engineers to create and simulate circuit layouts, debug hardware, and optimize performance. Responsibilities may include using hardware description languages (HDLs) like Verilog or VHDL, writing test scripts, and analyzing power and timing constraints. This role provides hands-on experience in chip development, allowing interns to apply theoretical knowledge to real-world semiconductor projects.
As an ASIC Intern, you can expect to contribute to various stages of the chip development process, including RTL design, verification, simulation, and debugging. Your daily tasks may involve writing and testing code, running simulations, documenting results, and collaborating with senior engineers to resolve technical challenges. It's common to participate in team meetings to discuss project progress and receive feedback on your work, providing valuable exposure to industry best practices. This hands-on experience not only develops your technical skills but also helps you understand the workflow and expectations in a professional ASIC design environment.
The most popular types of Asic jobs in California are:
For Asic Intern jobs in California, the most frequently searched job titles are:
The top searched job categories for Asic Intern jobs in California are:
Cities in California with the most Asic Intern job openings:

$17.50 - $23.50/hr
Internship
Re-posted 2 days ago