2

Remote Soc Design Engineer Jobs in California (NOW HIRING)

PCIe ASIC Design Engineer

San Jose, CA · On-site +1

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

... in ASIC/SoC design with a focus on PCIe controller integration. * Proven experience in silicon ... This is a remote position for employees residing within the United States. We offer a competitive ...

SoC Design Verification Engineer

Mountain View, CA · On-site +1

$175K - $362K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

MatX is seeking silicon verification engineers to join our team as we create best-in-class silicon ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

ASIC/SOC CAD Engineer

Mountain View, CA · On-site +1

$175K - $362K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

The ASIC/SOC Physically Design CAD Engineer will be responsible for creating and maintaining our CA ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

SOC Integration Engineer

Mountain View, CA · Remote

$175K - $450K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

MatX is seeking silicon micro-architects and design engineers to join our team as we create best-in ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

ASIC/SOC Silicon Physical Design Engineer

Mountain View, CA · On-site +1

$175K - $362K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

MatX is seeking silicon physical design engineers to join our team as we create best-in-class ... Remote Perks We work remotely Monday & Friday, supported by home-tech setup, and remote wifi ...

Design Engineer

San Francisco, CA · On-site +1

$220K - $350K/yr

  • Medical

  • Dental

  • Vision

  • Retirement

Without design engineers as influential voices in the company, none of this would be possible. And ... We fly remote teammates to SF for three to four days a month. Visa sponsorship. We sponsor visas:

Hot Cell Design Engineer

Santa Clara, CA · On-site +1

  • Medical

  • Retirement

Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...

Hot Cell Design Engineer

Santa Clara, CA · On-site +1

  • Medical

  • Retirement

Integrate robotic and remote handling technologies (e.g., manipulators, cameras, cranes, etc.) into ... We are looking for a Hot Cell Design Engineer that is: * Passionate about clean energy, fuel ...

PLL IC Design Engineer - TeraWave

Bodega Bay, CA · On-site +1

$230K - $322K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

A temporary remote work exception is approved while our Bay Area and San Diego sites are being ... Collaborating with RF and SOC system architects and chip leads to define requirements for PLLs and ...

US - Remote Job Title: Core Engineering - Design Engineer V PCB Layout Engineer, AR Product Team As a PCB Layout Engineer on Meta's AR Product Team, you will be responsible for driving world-class ...

PLL IC Design Engineer - TeraWave

San Diego, CA · On-site +1

$230K - $322K/yr

  • Medical

  • Dental

  • Vision

  • Life

  • Retirement

  • PTO

A temporary remote work exception is approved while our Bay Area and San Diego sites are being ... Collaborating with RF and SOC system architects and chip leads to define requirements for PLLs and ...

MMIC Design Engineer

Menlo Park, CA · On-site +1

$160K - $250K/yr

We are seeking a highly experienced THz IC Design Engineer to join our growing team. In this role, you will be the technical lead in the design and development of cutting-edge mixed-signal ICs. You ...

We are seeking a highly experienced THz IC Design Engineer to join our growing team. In this role, you will be the technical lead in the design and development of cutting-edge mixed-signal ICs. You ...

next page

Showing results 1-20

Remote Soc Design Engineer information

What are the most commonly searched types of Soc Design Engineer jobs in California?

The most popular types of Soc Design Engineer jobs in California are:

What are popular job titles related to Remote Soc Design Engineer jobs in California?

For Remote Soc Design Engineer jobs in California, the most frequently searched job titles are:

What job categories do people searching Remote Soc Design Engineer jobs in California look for?

The top searched job categories for Remote Soc Design Engineer jobs in California are:

What cities in California are hiring for Remote Soc Design Engineer jobs?

Cities in California with the most Remote Soc Design Engineer job openings:

Infographic showing various Remote Soc Design Engineer job openings in California as of August 2026, with employment types broken down into 87% Full Time, 8% Part Time, and 5% Contract. Highlights an 85% Physical, 4% Hybrid, and 11% Remote job distribution.

Physical Design Engineer

Central Business Solutions

San Jose, CA • On-site, Remote

$159K - $164K/yr

Full-time

Re-posted 25 days ago


Job description

Title: Physical Design Engineer
Location: 100% Remote
Duration: Long Term Contract role

Responsibilities
  • Develop and own physical design implementation of multi-hierarchy low-power designs including physical-aware logic synthesis, design for testability, floorplan, place and route, static timing analysis, IR Drop, EM, and physical verification in advanced technology nodes.
  • Resolve design and flow issues related to physical design, identify potential solutions, and drive execution
  • Deliver physical design of an end-to-end IP or integration of ASIC/SoC design

Minimum Qualifications:
  • Bachelor's degree in Electrical Engineering, with 5 years of relevant physical design experience
  • Strong understanding in the RTL2GDSII flow and design tapeouts in 16nm/14nm or below process technologies
  • Experience with low power implementation, power gating, multiple voltage rails, strong UPF/CPF knowledge.
  • Experience working with most EDA tools like DC/Genus, ICC2/Innovus, Primetime, Redhawk/Voltus, Calibre.

Preferred Qualification:
  • Experience in running physical-aware logic synthesis and achieving optimal synthesis QoR on low power designs
  • Knowledge of static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
  • Experience in Block-level and Full-chip floor-planning, power grid planning
  • Experience with custom or regular clock tree synthesis implementation at block level or top level, and clock power reduction techniques.
  • Experience with Python, TCL, Perl programming.