1

Asic Engineer Intern Jobs (NOW HIRING)

Job Summary As an RTL Intern at Etched, you will help design microarchitecture and implement logic ... engineering, or a related field. * Familiarity with high-speed digital logic * Exposure to ASIC or ...

Mech / Thermal Intern

San Jose, CA · On-site

$22 - $29.50/hr

We are seeking interns to work across all aspects of mechanical and electrical engineering to design the future of high power ASIC systems. We are looking for Summer '26, Fall '26, Spring '27, and ...

Mech / Thermal Intern

San Jose, CA · On-site

$22 - $29.50/hr

We are seeking interns to work across all aspects of mechanical and electrical engineering to design the future of high power ASIC systems. We are looking for Summer '26, Fall '26, Spring '27, and ...

Electrical Platform Intern

San Jose, CA · On-site

$22.25 - $29.25/hr

We are seeking interns to work across all aspects of mechanical and electrical engineering to design the future of high power ASIC systems. We are looking for Fall '26, Spring '27, and Summer '27 ...

Electrical Platform Intern

San Jose, CA · On-site

$22.25 - $29.25/hr

We are seeking interns to work across all aspects of mechanical and electrical engineering to design the future of high power ASIC systems. We are looking for Fall '26, Spring '27, and Summer '27 ...

Product - Sr Staff

San Jose, CA · On-site

$140K - $180K/yr

You are the engineering face of the project, across the organization, up to executive staff and out ... MEMS, ASIC, packaging, testing and system level integration, and operations. • Strong oral and ...

next page

Showing results 1-20

Asic Engineer Intern information

See salary details

$9

$19

$36

How much do asic engineer intern jobs pay per hour?

As of Jul 11, 2026, the average hourly pay for asic engineer intern in the United States is $19.38, according to ZipRecruiter salary data. Most workers in this role earn between $14.42 and $21.63 per hour, depending on experience, location, and employer.

What types of projects and tasks can I expect to work on as an ASIC Engineer Intern?

As an ASIC Engineer Intern, you can expect to be involved in a variety of tasks such as assisting with RTL design, verification, and simulation, as well as supporting the synthesis and timing analysis of integrated circuits. You may also work on debugging hardware issues, writing testbenches, and collaborating with senior engineers during design reviews. Interns often gain exposure to industry-standard tools and workflows, making it a valuable learning experience for those interested in a career in hardware design.

What is the difference between Asic Engineer Intern vs Digital Design Intern?

AspectAsic Engineer InternDigital Design Intern
Required CredentialsTypically pursuing or holding a degree in Electrical Engineering or Computer EngineeringSimilar educational background, often in Electrical or Computer Engineering
Work EnvironmentDesign teams focused on ASIC development, hardware labs, CAD toolsDigital circuit design, simulation, and verification environments
Employer & Industry UsageSemiconductor companies, chip design firms, tech corporationsElectronics manufacturers, semiconductor firms, research labs

Both roles are internship positions in the semiconductor industry, focusing on different aspects of chip design. An Asic Engineer Intern typically works on ASIC architecture and design, while a Digital Design Intern concentrates on digital circuit implementation and testing. Both internships provide valuable experience in hardware design and are often sought by students pursuing careers in integrated circuit development.

What are the key skills and qualifications needed to thrive as an ASIC Engineer Intern, and why are they important?

To thrive as an ASIC Engineer Intern, you need a solid understanding of digital logic design, Verilog or VHDL programming, and coursework in electrical or computer engineering. Familiarity with industry-standard tools such as Cadence, Synopsys, or ModelSim, as well as basic simulation and synthesis flows, is typically expected. Strong analytical thinking, attention to detail, and effective teamwork skills set candidates apart in this role. These competencies are vital for creating reliable, efficient integrated circuits and for collaborating successfully within engineering teams.

What does an ASIC Engineer Intern do?

An ASIC Engineer Intern assists in the design, development, and testing of Application-Specific Integrated Circuits (ASICs), which are specialized chips tailored for specific applications. Interns typically work under the supervision of experienced engineers, performing tasks such as schematic design, circuit simulation, verification, and debugging. They may also collaborate with software and hardware teams to ensure the ASIC functions correctly within larger systems. This role provides practical, hands-on experience and insight into the semiconductor industry.
More about Asic Engineer Intern jobs
What cities are hiring for Asic Engineer Intern jobs? Cities with the most Asic Engineer Intern job openings:
What states have the most Asic Engineer Intern jobs? States with the most job openings for Asic Engineer Intern jobs include:
Infographic showing various Asic Engineer Intern job openings in the United States as of July 2026, with employment types broken down into 97% Full Time, 1% Part Time, and 2% Contract. Highlights an 89% Physical, 6% Hybrid, and 5% Remote job distribution, with an average salary of $40,304 per year, or $19.4 per hour.

RTL Intern

Etched

San Jose, CA • On-site

Other

Re-posted 4 days ago


Job description

About Etched

Etched is building hardware for frontier intelligence. We co-design chips, racks, software, and manufacturing to deliver best-in-class throughput and latency across both prefill and decode workloads. Our first products are heavily focused on inference. Backed by hundreds of millions from top-tier investors and staffed by leading engineers, Etched is redefining the infrastructure layer for the fastest growing industry in history.

Job Summary

As an RTL Intern at Etched, you will help design microarchitecture and implement logic in verilog. You will work with cutting-edge machine learning architectures, contribute to RTL block development, and participate in the full design cycle—from microarchitecture discussions to synthesis and timing feedback. You do not necessarily need prior ML/AI hardware experience; just the ability to learn quickly in a fast-paced, high-autonomy environment. We are looking for Fall '26, Spring '27, and Summer '27 interns.

You may be a good fit if you have

  • Progress towards a Bachelor’s, Master’s, or PhD degree in electrical engineering, computer engineering, or a related field.

  • Familiarity with high-speed digital logic

  • Exposure to ASIC or SoC design concepts

  • Familiarity with SystemVerilog, UVM, or Python

  • Familiarity with verification work and writing test benches

  • Familiarity with physical design flows and tooling

  • Are able to learn quickly about transformers and other aspects of modern artificial intelligence

Strong candidates may also have experience with

  • Familiarity with modern ML and LLM model architectures

  • Familiarity with numerical representations and functions

  • Familiarity with clocking and reset schemes

  • ​Ability to program with Python or another scripting language

We encourage you to apply even if you do not believe you meet every single qualification.

Program details

  • 12-week paid internship

  • Generous housing support for those relocating

  • Daily lunch and dinner in our office

  • Based at our office in San Jose, CA

  • Direct mentorship from industry leaders and world-class engineers

  • Opportunity to work on one of the most important problems of our time

For any questions, contact internships@etched.com

How we’re different

Etched believes in the Bitter Lesson. We are the first inference-focused frontier AI system, betting early on transformer and transformer-like architectures and on increasing model sizes. Our addressable market is the entirety of inference, unlike many of our competitors.

We are a fully in-person team in San Jose (Santana Row), and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both and work across disciplines as needed.