ZipRecruiter

Log In

2

Full Time Uvm Verification Jobs (NOW HIRING)

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75K - $156K/yr

Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification ... Massachusetts Job Location - Postal Code: 02139-3563 The US base salary range for this full-time ...

Draper

UVM Digital Verification Engineer

Cambridge, MA · On-site

$75K - $156K/yr

Draper's Digital Design Team is seeking a motivated and experienced UVM Digital Verification ... Massachusetts Job Location - Postal Code: 02139-3563 The US base salary range for this full-time ...

Ambarella

$130K - $150K/yr

Develop advanced testbenches using UVM, SystemVerilog, Verilog, C/C++, and scripting languages ... The successful candidate will have the opportunity to convert to a full-time regular position. We ...

AVTC Group

Principal FPGA Engineer (DOD cleared)

Tucson, AZ · On-site

$122.90K - $157.90K/yr

... Full Time W-2 or Contract Rate: open to Negotiation Benefits: including Health, Dental Vision, PTO ... SystemVerilog / UVM verification experience. * Experience with emulation platforms such as Veloce.

next page

Showing results 1-20

People also search for

All JobsFull Time Uvm Verification Jobs

Full Time Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do full time uvm verification jobs pay per year?

As of May 31, 2026, the average yearly pay for full time uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are the key skills and qualifications needed to thrive as a Full Time UVM Verification Engineer, and why are they important?

To thrive as a Full Time UVM Verification Engineer, you need a strong background in digital design, verification methodologies, and proficiency in SystemVerilog, often supported by a degree in electrical or computer engineering. Familiarity with Universal Verification Methodology (UVM) libraries, EDA tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically essential. Analytical thinking, attention to detail, and effective communication are standout soft skills for this position. These skills and qualifications ensure the creation of robust testbenches, effective bug detection, and efficient collaboration within hardware design teams.

What are some common challenges faced by Full Time UVM Verification engineers, and how can they be addressed?

Full Time UVM Verification engineers often encounter challenges such as managing complex testbench architectures, debugging intricate simulation failures, and keeping up with evolving verification methodologies. To address these, engineers frequently collaborate closely with design teams to clarify specifications and root-cause issues, utilize advanced debugging tools, and participate in continuous learning through workshops and documentation. Adopting systematic approaches to test planning and leveraging reusable UVM components can also help streamline the verification process and enhance productivity.

What are Full Time UVM Verification Engineers?

Full Time UVM Verification Engineers are professionals who specialize in verifying the functionality and performance of integrated circuit (IC) designs using the Universal Verification Methodology (UVM). They work as permanent staff members within semiconductor or electronics companies to develop, implement, and maintain advanced verification environments for digital hardware designs. Their role involves writing testbenches, creating reusable verification components, running simulations, and debugging issues to ensure the design meets specifications before fabrication. These engineers collaborate with design and systems teams to deliver high-quality, reliable products. UVM Verification Engineers are crucial in reducing design errors and improving time-to-market for complex chips.

What is the difference between Full Time Uvm Verification vs Full Time Uvm Developer?

AspectFull Time Uvm VerificationFull Time Uvm Developer
Primary RoleDesigning and executing UVM testbenches for verificationDeveloping UVM-based verification environments and tools
Skills & CertificationsUVM, SystemVerilog, verification methodologiesUVM, SystemVerilog, coding and scripting skills
Work EnvironmentVerification teams in semiconductor or chip design companiesVerification and design teams in similar industries

Full Time Uvm Verification focuses on creating and running testbenches to verify hardware designs, while Full Time Uvm Developer emphasizes developing verification tools and environments. Both roles require strong SystemVerilog and UVM skills, but verification roles are more testing-oriented, whereas development roles involve building verification infrastructure.

More about Full Time Uvm Verification jobs
What cities are hiring for Full Time Uvm Verification jobs? Cities with the most Full Time Uvm Verification job openings:
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What states have the most Full Time Uvm Verification jobs? States with the most job openings for Full Time Uvm Verification jobs include:
What job categories do people searching Full Time Uvm Verification jobs look for? The top searched job categories for Full Time Uvm Verification jobs are:
Full Time Uvm Verification jobs near you
FPGA Verification Engineer, Air Dominance and Strike (Fastwater Staffing)

FPGA Verification Engineer, Air Dominance and Strike (Fastwater Staffing)

HIKINEX

Costa Mesa, CA

$145.90K - $178.10K/yr

Full-time

Posted 15 days ago

Job description

WHAT YOU'LL DO

  • Architect and implement UVM verification environments (drivers, monitors, predictors, scoreboards) for AMD (Xilinx) FPGA/SoC designs
  • Develop verification plans with traceability to system and hardware requirements
  • Author SystemVerilog Assertions (SVA) for protocol compliance and design intent checks
  • Build functional coverage models and drive code coverage analysis to closure
  • Develop constrained-random and transaction-level test sequences to maximize coverage and uncover corner-case bugs
  • Establish and maintain regression suites, tracking coverage metrics and verification progress
  • Debug failures using waveform tools and simulation logs at the HDL and system level
  • Collaborate with design engineers on RTL reviews, bug resolution, and micro-architecture refinement
  • Support hardware validation and board bring-up on target platforms
  • Ensure verification meets DO-254 and relevant safety standards
  • Author verification closure reports and coverage analysis summaries

REQUIRED QUALIFICATIONS

  • Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
  • 2+ years of experience in FPGA/ASIC verification
  • Proficient in SystemVerilog, UVM methodology and SVA, with experience contributing to and extending UVM testbenches
  • Object-oriented programming principles
  • Industry simulators (Questa, VCS, Xcelium, or Vivado)
  • Git-based collaborative workflows including code review
  • Linux development environments
  • Strong communication and teamwork skills
  • Eligible to obtain and hold a U.S. Secret security clearance

PREFERRED QUALIFICATIONS

  • 5+ years of experience in FPGA/ASIC verification
  • Master's degree in Electrical Engineering, Computer Engineering, or related field
  • DO-254, avionics verification standards for UAS, and safety-critical verification processes
  • SVUnit or equivalent unit-testing frameworks
  • Formal verification or CDC verification tools
  • Digital interfaces: Ethernet, PCIe, JESD204C, MIL-STD-1553, SPI
  • Verification automation scripting (Python, Tcl, Makefile)
  • SoC and ARM-based embedded platforms
  • Verification automation, CI/CD integration, and Nix-based build environments
Employment Type: FULL_TIME
Hikinex logo

About Hikinex

Sourced by ZipRecruiter

Hikinex is a multi-channel integrated service provider designed to help Companies scale fast and drive more profit. We leverage diverse resources to provide Superior services at a fraction of the cost.

Industry

Strategic planning consulting services

Company size

51 - 200 Employees

Headquarters location

San Francisco, CA, US

Year founded

2016

Social media

FacebookTwitter

View All Hikinex Jobs

Apply