ZipRecruiter

Log In

2

Full Time Uvm Verification Jobs (NOW HIRING)

E-Space

ASIC Verification Engineer

Saratoga, CA · On-site

$140K - $200K/yr

Design, develop, and maintain scalable UVM-based verification environments * Develop high-quality ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

E-Space

ASIC Verification Engineer

Saratoga, CA

$140K - $200K/yr

Design, develop, and maintain scalable UVM-based verification environments * Develop high-quality ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

ASIC Verification Engineer

Saratoga, CA · On-site

$140K - $200K/yr

Design, develop, and maintain scalable UVM-based verification environments * Develop high-quality ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

Principal DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... building UVM verification environments from scratch • Deep understanding of verification ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

Principal DV Engineer

Saratoga, CA

$120K - $220K/yr

... building UVM verification environments from scratch · Deep understanding of verification ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

Principal DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... building UVM verification environments from scratch Deep understanding of verification ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

Rambus

PE Logic Design

Hillsboro, OR · Hybrid

$127K - $236K/yr

UVM Verification experience * Memory (HBM, LPDDR) expertise * AMBA AXI or CHI design experience ... The US salary range for this full-time position is $127,400 to $236,600

New

previous page

Showing results 41-60

All Jobsfull time JobsBusiness JobsFull Time Uvm Verification Jobs

Full Time Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do full time uvm verification jobs pay per year?

As of Aug 22, 2026, the average yearly pay for full time uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is a full time UVM verification engineer?

Full Time UVM Verification Engineers are professionals who specialize in verifying the functionality and performance of integrated circuit (IC) designs using the Universal Verification Methodology (UVM). They work as permanent staff members within semiconductor or electronics companies to develop, implement, and maintain advanced verification environments for digital hardware designs. Their role involves writing testbenches, creating reusable verification components, running simulations, and debugging issues to ensure the design meets specifications before fabrication. These engineers collaborate with design and systems teams to deliver high-quality, reliable products. UVM Verification Engineers are crucial in reducing design errors and improving time-to-market for complex chips.

What are the key skills and qualifications needed to thrive as a full time UVM verification engineer, and why are they important?

To thrive as a Full Time UVM Verification Engineer, you need a strong background in digital design, verification methodologies, and proficiency in SystemVerilog, often supported by a degree in electrical or computer engineering. Familiarity with Universal Verification Methodology (UVM) libraries, EDA tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically essential. Analytical thinking, attention to detail, and effective communication are standout soft skills for this position. These skills and qualifications ensure the creation of robust testbenches, effective bug detection, and efficient collaboration within hardware design teams.

What are some common challenges faced by full time UVM verification engineers, and how can they be addressed?

Full Time UVM Verification engineers often encounter challenges such as managing complex testbench architectures, debugging intricate simulation failures, and keeping up with evolving verification methodologies. To address these, engineers frequently collaborate closely with design teams to clarify specifications and root-cause issues, utilize advanced debugging tools, and participate in continuous learning through workshops and documentation. Adopting systematic approaches to test planning and leveraging reusable UVM components can also help streamline the verification process and enhance productivity.

What is the difference between Full Time Uvm Verification vs Full Time Uvm Developer?

AspectFull Time Uvm VerificationFull Time Uvm Developer
Primary RoleDesigning and executing UVM testbenches for verificationDeveloping UVM-based verification environments and tools
Skills & CertificationsUVM, SystemVerilog, verification methodologiesUVM, SystemVerilog, coding and scripting skills
Work EnvironmentVerification teams in semiconductor or chip design companiesVerification and design teams in similar industries

Full Time Uvm Verification focuses on creating and running testbenches to verify hardware designs, while Full Time Uvm Developer emphasizes developing verification tools and environments. Both roles require strong SystemVerilog and UVM skills, but verification roles are more testing-oriented, whereas development roles involve building verification infrastructure.

More about Full Time Uvm Verification jobs

What cities are hiring for Full Time Uvm Verification jobs?

Cities with the most Full Time Uvm Verification job openings:

What are the most commonly searched types of Uvm Verification jobs?

The most popular types of Uvm Verification jobs are:

What job categories do people searching Full Time Uvm Verification jobs look for?

The top searched job categories for Full Time Uvm Verification jobs are:

Full Time Uvm Verification jobs near you
Infographic showing various Full Time Uvm Verification job openings in the United States as of August 2026, with employment types broken down into 1% As Needed, 81% Full Time, 14% Part Time, 3% Contract, and 1% Nights. Highlights an 89% Physical, 3% Hybrid, and 8% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Design Verification Technical Architect

Quest Global

Santa Clara, CA • On-site

$150K - $220K/yr

Full-time

Medical, Dental, Vision, Life, Retirement, PTO

Re-posted 13 days ago

Quest Global rating

7.8

Company rating: 7.8 out of 10

Based on 11 frontline employees who took The Breakroom Quiz

243rd of 449 rated engineering

Job description

Job Requirements

Quest Global delivers world-class end-to-end engineering solutions by leveraging our deep industry knowledge and digital expertise. By bringing together technologies and industries, alongside the contributions of diverse individuals and their areas of expertise, we are able to solve problems better, faster. This multi-dimensional approach enables us to solve the most critical and large-scale challenges across the aerospace & defense, automotive, energy, hi-tech, healthcare, medical devices, rail and semiconductor industries.

We are looking for humble geniuses, who believe that engineering has the potential to make the impossible possible; innovators, who are not only inspired by technology and innovation, but also perpetually driven to design, develop, and test as a trusted partner for Fortune 500 customers. As a team of remarkably diverse engineers, we recognize that what we are really engineering is a brighter future for us all. If you want to contribute to meaningful work and be part of an organization that truly believes when you win, we all win, and when you fail, we all learn, then we're eager to hear from you.

The achievers and courageous challenge-crushers we seek, have the following characteristics and skills:

What You will Do:

Build State of Art Verification environment for IP,SS,SOC raning from Automotive to AI chips

 Lead verification team and execution of different projects to completion

Hands on work in building verificaiton environment involving processors, high speed peripheral(PCIe,UCIe,DDR)

 Work with cross functional(PD,DFT,Design,Emulation) team to resolve issue

Responsible for DV deliverables and DV closure meeting the required metrics like code coverage, functional coverage

What You Will Bring:

  • 10+ YOE DV experience.
  • Good hands on knowledge of SV-UVM
  • Experience in leading team
  • Experience in building environment, verification plan, test plan
  • Experience in building re-usable verification environment for SS, SOC
  • Experience with integrating third party VIP
  • Python script expertise
  • Use of Source Control like git or equivalent
  • Hands on exp of at least on high speed protocol UCIe/PCIe5+/LPDDR5+/Ethernet200G+
  • GLS exp 
  • Arm Core/C-Base exp
  • Emulation exp plus
  •  Multiple high speed protocol exp plus.

Pay Range: $150K to $220K

Compensation decisions are made based on factors including experience, skills, education, and other job-related factors, in accordance with our internal pay structure. We also offer a comprehensive benefits package, including health insurance, paid time off, and retirement plan.


Work Experience
  • Verilog
  • SV-UVM
  • Python
  • Arm-Core/RISC-V
  • C
  • High speed protocol such as UCIe/PCIe5+/LPDDR5+/Ethernet200G+
  • AMBA protocol
  • Verifcation environment setup exp at SS/SOC level
  • Planning execution of entire project
  • Integrating and using third party VIP
  • Excellent communication skill and work in global environment

Benefits
  • 401(k)
  • 401(k) matching 
  • Dental insurance
  • Health insurance
  • Life insurance
  • Paid time off
  • Referral program
  • Vision insurance
  • Short/Long Term Disability

Employment Type: FULL_TIME

What Quest Global employees say

Pay

Benefits

Hours and flexibility

Workplace

Get the full story on Breakroom

Apply