ZipRecruiter

Log In

2

Full Time Uvm Verification Jobs (NOW HIRING)

E-Space

Staff DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... UVM verification environment • Solid understanding of UVM architecture and methodology ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

E-Space

Staff DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... existing UVM verification environment Solid understanding of UVM architecture and methodology ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

Lightmatter

Sr Staff Design Verification

Mountain View, CA · On-site

$224K - $257K/yr

Your role will involve close collaboration with our digital design experts, using UVM testbench ... Equity grants (applicable to full-time employees) Benefits eligibility may vary depending on your ...

Lightmatter

Sr Staff Design Verification

Boston, MA · On-site

$206K - $236K/yr

Your role will involve close collaboration with our digital design experts, using UVM testbench ... Equity grants (applicable to full-time employees) Benefits eligibility may vary depending on your ...

E-Space

Principal DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... building UVM verification environments from scratch Deep understanding of verification ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

E-Space

ASIC Verification Engineer

Saratoga, CA · On-site

$140K - $200K/yr

Design, develop, and maintain scalable UVM-based verification environments * Develop high-quality ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

E-Space

ASIC Verification Engineer

Saratoga, CA · On-site

$140K - $200K/yr

Design, develop, and maintain scalable UVM-based verification environments * Develop high-quality ... a full time, exempt position, based out of our Saratoga office. The target base pay for this ...

next page

Showing results 1-20

All JobsUvm Verification JobsFull Time Uvm Verification Jobs

Full Time Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do full time uvm verification jobs pay per year?

As of Jul 13, 2026, the average yearly pay for full time uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What are some common challenges faced by Full Time UVM Verification engineers, and how can they be addressed?

Full Time UVM Verification engineers often encounter challenges such as managing complex testbench architectures, debugging intricate simulation failures, and keeping up with evolving verification methodologies. To address these, engineers frequently collaborate closely with design teams to clarify specifications and root-cause issues, utilize advanced debugging tools, and participate in continuous learning through workshops and documentation. Adopting systematic approaches to test planning and leveraging reusable UVM components can also help streamline the verification process and enhance productivity.

What are the key skills and qualifications needed to thrive as a Full Time UVM Verification Engineer, and why are they important?

To thrive as a Full Time UVM Verification Engineer, you need a strong background in digital design, verification methodologies, and proficiency in SystemVerilog, often supported by a degree in electrical or computer engineering. Familiarity with Universal Verification Methodology (UVM) libraries, EDA tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically essential. Analytical thinking, attention to detail, and effective communication are standout soft skills for this position. These skills and qualifications ensure the creation of robust testbenches, effective bug detection, and efficient collaboration within hardware design teams.

What is the difference between Full Time Uvm Verification vs Full Time Uvm Developer?

AspectFull Time Uvm VerificationFull Time Uvm Developer
Primary RoleDesigning and executing UVM testbenches for verificationDeveloping UVM-based verification environments and tools
Skills & CertificationsUVM, SystemVerilog, verification methodologiesUVM, SystemVerilog, coding and scripting skills
Work EnvironmentVerification teams in semiconductor or chip design companiesVerification and design teams in similar industries

Full Time Uvm Verification focuses on creating and running testbenches to verify hardware designs, while Full Time Uvm Developer emphasizes developing verification tools and environments. Both roles require strong SystemVerilog and UVM skills, but verification roles are more testing-oriented, whereas development roles involve building verification infrastructure.

What are Full Time UVM Verification Engineers?

Full Time UVM Verification Engineers are professionals who specialize in verifying the functionality and performance of integrated circuit (IC) designs using the Universal Verification Methodology (UVM). They work as permanent staff members within semiconductor or electronics companies to develop, implement, and maintain advanced verification environments for digital hardware designs. Their role involves writing testbenches, creating reusable verification components, running simulations, and debugging issues to ensure the design meets specifications before fabrication. These engineers collaborate with design and systems teams to deliver high-quality, reliable products. UVM Verification Engineers are crucial in reducing design errors and improving time-to-market for complex chips.
More about Full Time Uvm Verification jobs
What are the most commonly searched types of Uvm Verification jobs? The most popular types of Uvm Verification jobs are:
What job categories do people searching Full Time Uvm Verification jobs look for? The top searched job categories for Full Time Uvm Verification jobs are:
Full Time Uvm Verification jobs near you
Infographic showing various Full Time Uvm Verification job openings in the United States as of July 2026, with employment types broken down into 74% Full Time, 24% Part Time, and 2% Contract. Highlights an 95% Physical, 1% Hybrid, and 4% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Staff DV Engineer

E-Space

Saratoga, CA • On-site

$120K - $220K/yr

Full-time

Medical, PTO

Re-posted 9 days ago

Job description

Ready to make connectivity from space universally accessible, secure and actionable? Then you've come to the right place!
E-Space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.
We're intentional, we're unapologetically curious and we're 100% committed to innovate space-based communications and deliver actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.
We are seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. Knowing Verilog, SystemVerilog, and UVM is a must, VHDL is valuable. We prioritize AI assistance to accelerate work.
Requirements
  • HDL & Verification Methodology
    • Strong proficiency in Verilog and SystemVerilog
    • Experience writing tests within an existing UVM verification environment
    • Solid understanding of UVM architecture and methodology
    Programming & Scripting
    • Ability to write C/C++ code for verification purposes
    • Some scripting experience in Perl or Python
    Verification Planning & Execution
    • Ability to contribute to and help write test plans
    • Experience writing and maintaining verification tests
    • Ability to debug RTL simulations independently
    Leadership
    • Experience leading design verification efforts at the block level
    • Experience driving code coverage closure on assigned blocks

What you bring to this role:
  • 6+ years of design verification experience in the semiconductor industry

This is a full time, exempt position, based out of our Saratoga office. The target base pay for this position is $120,000 - $220,000 annually. The total compensation packaged will be determined by various factors such as your relevant job-related knowledge, skills, and experience.
We are redefining how satellites are designed, manufactured and used-so we're looking for candidates with passion, deep knowledge and direct experience on LEO satellite component development, design and in-orbit activities. If that's your experience - then we'll be immediately wow-ed.
E-Space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.
Why E-Space is right for you:
As a member of our team, you will play a crucial role in driving our success. Our team members have a strong sense of dedication and responsibility; this includes a strong commitment to our mission to create an entirely new suite of global capabilities to improve lives, business efficiencies and build a smarter planet. This means that there will be times when extra hours, including nights and weekends, may be needed to meet critical deadlines and mission goals. In return, we offer a dynamic work environment with opportunities for professional growth and development and the chance to make a meaningful impact in a high-growth industry.
We want you to make the most of your journey at E-Space. That's why we support and invest in the physical, emotional and financial well-being of our team members and their families. Some of what you can expect when working at E-Space:
• An opportunity to really make a difference
• Sustainability at our core
• Fair and honest workplace
• Innovative thinking is encouraged
• Competitive salaries
• Continuous learning and development
• Health and wellness care options
• Financial solutions for the future
• Optional legal services (US only)
• Paid holidays
• Paid time off
We may use artificial intelligence (AI) tools to support parts of the hiring process, such as reviewing applications, analyzing resumes, or assessing responses and identifying potential inconsistencies or verification signals in application materials based on available information. These tools assist our recruitment team but do not replace human judgment. Final hiring decisions are ultimately made by humans. If you would like more information about how your data is processed, please contact us.

Apply