ZipRecruiter

Log In

2

Full Time Uvm Verification Jobs (NOW HIRING)

E-Space

Staff DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... existing UVM verification environment Solid understanding of UVM architecture and methodology ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

Staff DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... UVM verification environment • Solid understanding of UVM architecture and methodology ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

E-Space

Staff DV Engineer

Saratoga, CA · On-site

$120K - $220K/yr

... existing UVM verification environment · Solid understanding of UVM architecture and methodology ... This is a full time, exempt position, based out of our Saratoga office. The target base pay for ...

previous pagenext page

Showing results 21-40

All JobsFull Time JobsBusiness JobsFull Time Uvm Verification Jobs

Full Time Uvm Verification information

See salary details

$80K

$142.6K

$203.5K

How much do full time uvm verification jobs pay per year?

As of Sep 13, 2026, the average yearly pay for full time uvm verification in the United States is $142,619.00, according to ZipRecruiter salary data. Most workers in this role earn between $136,000.00 and $136,000.00 per year, depending on experience, location, and employer.

What is a full time UVM verification engineer?

Full Time UVM Verification Engineers are professionals who specialize in verifying the functionality and performance of integrated circuit (IC) designs using the Universal Verification Methodology (UVM). They work as permanent staff members within semiconductor or electronics companies to develop, implement, and maintain advanced verification environments for digital hardware designs. Their role involves writing testbenches, creating reusable verification components, running simulations, and debugging issues to ensure the design meets specifications before fabrication. These engineers collaborate with design and systems teams to deliver high-quality, reliable products. UVM Verification Engineers are crucial in reducing design errors and improving time-to-market for complex chips.

What are the key skills and qualifications needed to thrive as a full time UVM verification engineer, and why are they important?

To thrive as a Full Time UVM Verification Engineer, you need a strong background in digital design, verification methodologies, and proficiency in SystemVerilog, often supported by a degree in electrical or computer engineering. Familiarity with Universal Verification Methodology (UVM) libraries, EDA tools like Synopsys VCS or Cadence Incisive, and scripting languages such as Python or Perl is typically essential. Analytical thinking, attention to detail, and effective communication are standout soft skills for this position. These skills and qualifications ensure the creation of robust testbenches, effective bug detection, and efficient collaboration within hardware design teams.

What are some common challenges faced by full time UVM verification engineers, and how can they be addressed?

Full Time UVM Verification engineers often encounter challenges such as managing complex testbench architectures, debugging intricate simulation failures, and keeping up with evolving verification methodologies. To address these, engineers frequently collaborate closely with design teams to clarify specifications and root-cause issues, utilize advanced debugging tools, and participate in continuous learning through workshops and documentation. Adopting systematic approaches to test planning and leveraging reusable UVM components can also help streamline the verification process and enhance productivity.

What is the difference between Full Time Uvm Verification vs Full Time Uvm Developer?

AspectFull Time Uvm VerificationFull Time Uvm Developer
Primary RoleDesigning and executing UVM testbenches for verificationDeveloping UVM-based verification environments and tools
Skills & CertificationsUVM, SystemVerilog, verification methodologiesUVM, SystemVerilog, coding and scripting skills
Work EnvironmentVerification teams in semiconductor or chip design companiesVerification and design teams in similar industries

Full Time Uvm Verification focuses on creating and running testbenches to verify hardware designs, while Full Time Uvm Developer emphasizes developing verification tools and environments. Both roles require strong SystemVerilog and UVM skills, but verification roles are more testing-oriented, whereas development roles involve building verification infrastructure.

More about Full Time Uvm Verification jobs

What cities are hiring for Full Time Uvm Verification jobs?

Cities with the most Full Time Uvm Verification job openings:

What are the most commonly searched types of Uvm Verification jobs?

The most popular types of Uvm Verification jobs are:

What are popular job titles related to Full Time Uvm Verification jobs?

For Full Time Uvm Verification jobs, the most frequently searched job titles are:

Full Time Uvm Verification jobs near you
Infographic showing various Full Time Uvm Verification job openings in the United States as of September 2026, with employment types broken down into 1% As Needed, 81% Full Time, 14% Part Time, 3% Contract, and 1% Nights. Highlights an 89% Physical, 2% Hybrid, and 9% Remote job distribution, with an average salary of $142,619 per year, or $68.6 per hour.

Principal Engineer, AI & ML Design Verification (AI2517)

San Jose, CA • On-site

SiMa Technologies
See more jobs at SiMa Technologiesexternal

$203K - $315K/yr

Full-time

Re-posted 28 days ago

Job description

Description
Job Title: Principal Engineer, AI & ML Design Verification
Job Location: San Jose, CA (This position requires a full-time, on-site presence in our San Jose, CA office)
Job ID: AI2517
Description:
The Design Verification (DV) team at SiMa is involved in the functional verification of Machine Learning Accelerator (MLA) and data processing at block, sub-system and SoC. As well involved in bring-up and debugging on emulators and silicon.
In addition, this job role requires development, enhancement and on-going support and maintenance of MLA Test Bench and Test Cases for SiMa ML IP.
Job Description
As the experienced MLA Design Verification Engineer, you will
  • Independently perform MLA verification execution and closure.
  • Participate in MLA architecture, micro-architecture and feature discussions and reviews.
  • Define and develop MLA test bench components using UVM & System Verilog.
  • Develop and execute a test plans.
  • Lead Code coverage reviews and closure. System Verilog Assertion functional coverage development and closure.
  • Manage debugging of test and regression failures.
  • Help emulation team with triaging failures.
  • Work closely with the Architecture, SoC Hardware and Software teams.

Required Background:
  • BS/MS in EE (Electrical Engineering) or CS (Computer Science) with 12+ years of experience in functional verification of pipe-line based design preferably MLAs, DSPs, CPUs or GPUs.
  • Very good experience of UVM and System Verilog based verification methodology is a must.
  • Good working experience of development of UVM and System Verilog Test Bench (BFMs, ScoreBoards, SVA etc..) from scratch along with usage know how of debug & coverage tools.
  • Skill set for silicon debug on the lab/board set-up is a plus.
  • Good debug, coding and problem solving skills.
  • Knowledge of AMBA protocols is a must.
  • Formal/SVA knowledge is a plus.

Personal attributes:
Can-do attitude. Strong team player. Curious, creative and good at solving problems. Execution and results-oriented. Self-driven, Thinks Big and is highly accountable. Good communication skills.
The annual salary for this position ranges from $203,800 - $315,900. The actual annual salary offered will depend on several factors, including - among others - job-related skills, experience, technical expertise, qualifications, work location, and business needs. The annual salary range for this position is subject to change and may be adjusted in the future.
In addition to base salary, this role is also eligible for private company equity, and a comprehensive package of employee benefits. Please note that the salary ranges listed for U.S. roles reflect base salary only and do not include equity or other forms of compensation.
EEO Employer: SiMa is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Apply